

# **ISLPED '09**


## **2009 IEEE/ACM International Symposium on Low Power Electronics and Design**

**August 19-21, 2009**

**The Westin San Francisco Airport  
San Francisco, CA, USA**

**<http://www.islped.org/>**

**Theme: Green data center and green computing**



# Message from the Chairs

*Welcome to the 14th ACM/IEEE International Symposium on Low Power Electronics and Design!*

The 2009 edition of the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED) welcomes you to San Francisco, the liberal fog-city of million rainbows by the bay in California, USA.

On a par with this great location, a strong and diverse technical program features four exciting keynote talks from leaders in the field, two plenary special sessions in line with our symposium theme on Green Data Centers and Computing, a technical panel on SoC Power management, and four informative half-day embedded tutorials scheduled for the last day of the symposium. New for this year's ISLPED green computing has been identified as the symposium theme with an array of invited keynote speeches, special sessions and tutorials covering this theme.

Dr. Percy Gilbert, VP of Technology Development at IBM, will give a keynote on advances in process technology and IBM collaborative ecosystem for leadership power performance SOC designs on Wednesday. The Thursday keynote will be delivered by Dr. Kevin Zhang, director of advanced design and Intel Fellow, who will discuss the opportunities and challenges of circuit design in Nano-Scale CMOS era. We will have two keynote speeches on Friday by Dr. Mojoy Chian, the senior VP of the newly formed Global Foundries and by Dr. Yankin Tanurhan, VP of engineering and design at VirageLogic. Dr. Mojoy Chian and Dr. Yankin Tanurhan will give talks on the challenges of low-power design enablement for foundry technology offerings and various opportunities in the semiconductor industry for the IP suppliers. These keynotes talks cover the topic from foundry technology to IP design and will be interesting to see the speakers' perspectives on what are the demands of IP design from advanced technologies.

New for ISLPED 2009 is the introduction of a theme. This year's theme focuses on "green computing" toward which special sessions and tutorials are lined up. On Wednesday, we have a two-hour special session on green data centers including green data centers power management, integrated compute and packaging solutions, and more by Prof. Massoud Pedram, University of Southern California, Prof. Tom Wensich, University of Michigan, Cullen Bash, principal scientist and research manager at Hewlett Packard Labs, and John Carter, manager of power-aware systems at IBM Austin Research Laboratory. The Thursday special session welcomes three speakers, Dr. Kiyoo Itoh, fellow of Hitach, Al Fazio, fellow and director of Memory Technology Development at Intel, and Prof. Suman Datta from Pennsylvania State University covering green computing topics including low power and future non-volatile memories, low voltage circuits and green transistors.

On Thursday, a panel is scheduled on SoC Power Management and its controversial topics. This panel will be moderated by Brian Fuller who is an editor and consultant. We have four panelists including Sandeep Mirchandani from Broadcom, Sanjeev Das from NXP, Ran Avinun from Cadence, and Camille Kokozaki of IDT.

The four embedded tutorials on Friday are organized around major themes of (1) semiconductor technologies for green computing, and (2) system design issues with emerging technologies. Prof. Kaushik Roy of Purdue University will introduce ultra low voltage CMOS. Prof. Suman Datta of Pennsylvania State University and Prof. Vijay Narayanan of Pennsylvania State University will cover green transistors to green architectures. Prof. Vijay Raghunathan of Purdue University will introduce the topic of self-powered embedded systems and Dr. Norm Jouppi, fellow of HP Labs and Prof. Yuan Xie of Pennsylvania State University will discuss emerging technologies and their impact on system design.

We have a very exciting technical program in ISLPED 2009. Out of 208 paper submissions that we received, 72 strong technical papers were accepted for presentation in paper or poster sessions, yielding an acceptance rate of 25% for regular and short papers (52 papers), or 35% including the additional 20 posters. Topics range from low power technology, circuits, and memory; low voltage analog and RF design; power aware design and tools; power efficient architecture techniques; and system and application level power optimization. The program is organized into eleven technical sessions featuring long (30 min) and short (20 min) paper presentations, as well as one interactive poster session that will provide an additional venue for authors and symposium attendees to interact in an informal setting. Following the tradition ISLPED includes industry sessions and exhibits featuring tools and methodologies from leading vendors of low power or power-aware design tools. Winning entries to the annual Student Low Power Design Contest will also be featured in a separate technical session in ISLPED.

Such a rich and strong program would have not been possible without the help of an outstanding Technical Program Committee who has worked for weeks reviewing and on-site TPC meeting to select the best papers. Our many thanks go to the 2009 ISLPED officers who have made everything work like clockwork: Subramani Kengeri and Hamid Mahmoodi, Local Arrangements; Yuan Xie, Treasurer; Qing Wu and Vasantha Erraguntla, Exhibits; Yu Cao and Chris Hyung-il Kim, Design Contest; Farzan Fallah and Vijay Raghunathan, Publicity, Yung-Hsiang Lu, Web; Suman Datta, Panel; and Partha Ranganathan, Special Session.

ISLPED is grateful for the support it has received from ACM Special Interest Group on Design Automation and the IEEE Circuits and Systems Society. ISLPED also receives technical co-sponsorship from the IEEE Solid State Circuits and the IEEE Electron Devices Societies and is thankful for the generous financial support from Intel, Cadence, Mentor Graphics, and IBM.

We hope you will find ISLPED an exciting venue for interacting with fellow researchers in the field!







**Jörg Henkel and Ali Keshavarzi**

*General Co-chairs*

**Naehyuck Chang and Tahir Ghani**

*Technical Program Co-chairs*

# Technical Program

| Wednesday, August 19, 2009  |  |   |  |  |   |   |   |  |  |  |   |
|---|--|---|--|--|---|---|---|--|--|--|---|
| 08:00-08:30   | <b>Breakfast</b><br>ABWS Foyer   |   |  |  |   |   |   |  |  |  |   |
| 08:30-08:45   | <b>Welcome by General and Program Co-Chairs</b><br>ABWS Ballroom<br>General Co-Chairs: Ali Keshavarzi, TSMC and Joerg Henkel, Univ. of Karlsruhe<br>Program Co-Chairs: Naehyuck Chang, Seoul National Univ. and Tahir Ghani, Intel Corp.   |   |  |  |   |   |   |  |  |  |   |
| 08:45-09:45   | <b>Keynote Talk 1</b><br>ABWS Ballroom<br>Chair: Ali Keshavarzi, TSMC<br><br><b>Percy V. Gilbert, VP of Technology Development, IBM</b><br>Advances in Process Technology & IBM Collaborative Ecosystem for Leadership Power Performance SOC Designs   |   |  |  |   |   |   |  |  |  |   |
| 09:45-10:00   | Break<br>ABWS Foyer  |   |  |  |   |   |   |  |  |  |   |
| 10:00-12:00   | <table border="1"> <thead> <tr> <th><b>Sub-threshold circuits (1.1.1)</b><br/>ABW Ballroom<br/>Chair: Nam Sung Kim, Univ. of Wisconsin-Madison<br/>Co-Chair: Radu Zlatanovici, Cadence</th> <th><b>Managing process variability (2.1.1)</b><br/>Sequoia Ballroom<br/>Chair: Saibal Mukhopadhyay, Georgia Tech.<br/>Co-Chair: Vishwani Agrawal, Auburn Univ.</th> </tr> </thead> <tbody> <tr> <td>Nanometer MOSFET Effects on the Minimum-Energy Point of 45nm Subthreshold Logic<br/><br/>David Bol, Univ. Catholique de Louvain<br/>Dina Kamel, Univ. Catholique de Louvain<br/>Denis Flandre, Univ. Catholique de Louvain<br/>Jean-Didier Legat, Univ. Catholique de Louvain</td> <td><br/><br/>Domenik Helms, OFFIS research<br/>Kai Hylla, OFFIS research<br/>Wolfgang Nebel, University Oldenburg</td> </tr> <tr> <td>Design and Analysis of Ultra-Thin-Body SOI Based Subthreshold SRAM<br/><br/>Vita Pi-Ho Hu, National Chiao Tung Univ.<br/>Yu-Sheng Wu, National Chiao Tung Univ.<br/>Ming-Long Fan, National Chiao Tung Univ.<br/>Pin Su, National Chiao Tung Univ.<br/>Ching-Te Chuang, National Chiao Tung Univ.</td> <td><br/><br/>Xiaoming Chen, Tsinghua Univ.<br/>Yu Wang, Tsinghua Univ.<br/>Yu Cao, Arizona State Univ.<br/>Yuchun Ma, Tsinghua Univ.<br/>Huazhong Yang, Tsinghua Univ.</td> </tr> <tr> <td>Slew-Aware Clock Tree Design for Reliable Subthreshold Circuits <b>[s]</b><br/><br/>Jeremy R. Tolbert, Georgia Institute of Tech.<br/>Xin Zhao, Georgia Institute of Tech.<br/>Sung-Kyu Lim, Georgia Institute of Tech.<br/>Saibal Mukhopadhyay, Georgia Institute of Tech.</td> <td>A Centralized Supply Voltage and Local Body Bias-Based Compensation Approach to Mitigate Within-die Process Variation <b>[s]</b><br/><br/>Amlan Ghosh, Univ. of Utah<br/>Rahul M. Rao, IBM<br/>Richard B. Brown, Univ. of Utah</td> </tr> <tr> <td>Technology Flavor Selection and Adaptive Techniques for Timing-Constrained 45nm Subthreshold Circuits <b>[s]</b><br/><br/>David Bol, Univ. Catholique de Louvain<br/>Denis Flandre, Univ. Catholique de Louvain<br/>Jean-Didier Legat, Univ. Catholique de Louvain</td> <td>Tuning-Friendly Body Bias Clustering for Compensating Random Variability in Subthreshold Circuits <b>[s]</b><br/><br/>Koichi Hamamoto, Osaka Univ.<br/>Masanori Hashimoto, Osaka Univ.<br/>Yukio Mitsuyama, Osaka Univ.<br/>Takao Onoye, Osaka Univ.</td> </tr> </tbody> </table> | <b>Sub-threshold circuits (1.1.1)</b><br>ABW Ballroom<br>Chair: Nam Sung Kim, Univ. of Wisconsin-Madison<br>Co-Chair: Radu Zlatanovici, Cadence | <b>Managing process variability (2.1.1)</b><br>Sequoia Ballroom<br>Chair: Saibal Mukhopadhyay, Georgia Tech.<br>Co-Chair: Vishwani Agrawal, Auburn Univ. | Nanometer MOSFET Effects on the Minimum-Energy Point of 45nm Subthreshold Logic<br><br>David Bol, Univ. Catholique de Louvain<br>Dina Kamel, Univ. Catholique de Louvain<br>Denis Flandre, Univ. Catholique de Louvain<br>Jean-Didier Legat, Univ. Catholique de Louvain | <br><br>Domenik Helms, OFFIS research<br>Kai Hylla, OFFIS research<br>Wolfgang Nebel, University Oldenburg | Design and Analysis of Ultra-Thin-Body SOI Based Subthreshold SRAM<br><br>Vita Pi-Ho Hu, National Chiao Tung Univ.<br>Yu-Sheng Wu, National Chiao Tung Univ.<br>Ming-Long Fan, National Chiao Tung Univ.<br>Pin Su, National Chiao Tung Univ.<br>Ching-Te Chuang, National Chiao Tung Univ. | <br><br>Xiaoming Chen, Tsinghua Univ.<br>Yu Wang, Tsinghua Univ.<br>Yu Cao, Arizona State Univ.<br>Yuchun Ma, Tsinghua Univ.<br>Huazhong Yang, Tsinghua Univ. | Slew-Aware Clock Tree Design for Reliable Subthreshold Circuits <b>[s]</b><br><br>Jeremy R. Tolbert, Georgia Institute of Tech.<br>Xin Zhao, Georgia Institute of Tech.<br>Sung-Kyu Lim, Georgia Institute of Tech.<br>Saibal Mukhopadhyay, Georgia Institute of Tech. | A Centralized Supply Voltage and Local Body Bias-Based Compensation Approach to Mitigate Within-die Process Variation <b>[s]</b><br><br>Amlan Ghosh, Univ. of Utah<br>Rahul M. Rao, IBM<br>Richard B. Brown, Univ. of Utah | Technology Flavor Selection and Adaptive Techniques for Timing-Constrained 45nm Subthreshold Circuits <b>[s]</b><br><br>David Bol, Univ. Catholique de Louvain<br>Denis Flandre, Univ. Catholique de Louvain<br>Jean-Didier Legat, Univ. Catholique de Louvain | Tuning-Friendly Body Bias Clustering for Compensating Random Variability in Subthreshold Circuits <b>[s]</b><br><br>Koichi Hamamoto, Osaka Univ.<br>Masanori Hashimoto, Osaka Univ.<br>Yukio Mitsuyama, Osaka Univ.<br>Takao Onoye, Osaka Univ. |
| <b>Sub-threshold circuits (1.1.1)</b><br>ABW Ballroom<br>Chair: Nam Sung Kim, Univ. of Wisconsin-Madison<br>Co-Chair: Radu Zlatanovici, Cadence   | <b>Managing process variability (2.1.1)</b><br>Sequoia Ballroom<br>Chair: Saibal Mukhopadhyay, Georgia Tech.<br>Co-Chair: Vishwani Agrawal, Auburn Univ.   |   |  |  |   |   |   |  |  |  |   |
| Nanometer MOSFET Effects on the Minimum-Energy Point of 45nm Subthreshold Logic<br><br>David Bol, Univ. Catholique de Louvain<br>Dina Kamel, Univ. Catholique de Louvain<br>Denis Flandre, Univ. Catholique de Louvain<br>Jean-Didier Legat, Univ. Catholique de Louvain                    | <br><br>Domenik Helms, OFFIS research<br>Kai Hylla, OFFIS research<br>Wolfgang Nebel, University Oldenburg  |   |  |  |   |   |   |  |  |  |   |
| Design and Analysis of Ultra-Thin-Body SOI Based Subthreshold SRAM<br><br>Vita Pi-Ho Hu, National Chiao Tung Univ.<br>Yu-Sheng Wu, National Chiao Tung Univ.<br>Ming-Long Fan, National Chiao Tung Univ.<br>Pin Su, National Chiao Tung Univ.<br>Ching-Te Chuang, National Chiao Tung Univ. | <br><br>Xiaoming Chen, Tsinghua Univ.<br>Yu Wang, Tsinghua Univ.<br>Yu Cao, Arizona State Univ.<br>Yuchun Ma, Tsinghua Univ.<br>Huazhong Yang, Tsinghua Univ.  |   |  |  |   |   |   |  |  |  |   |
| Slew-Aware Clock Tree Design for Reliable Subthreshold Circuits <b>[s]</b><br><br>Jeremy R. Tolbert, Georgia Institute of Tech.<br>Xin Zhao, Georgia Institute of Tech.<br>Sung-Kyu Lim, Georgia Institute of Tech.<br>Saibal Mukhopadhyay, Georgia Institute of Tech.                      | A Centralized Supply Voltage and Local Body Bias-Based Compensation Approach to Mitigate Within-die Process Variation <b>[s]</b><br><br>Amlan Ghosh, Univ. of Utah<br>Rahul M. Rao, IBM<br>Richard B. Brown, Univ. of Utah   |   |  |  |   |   |   |  |  |  |   |
| Technology Flavor Selection and Adaptive Techniques for Timing-Constrained 45nm Subthreshold Circuits <b>[s]</b><br><br>David Bol, Univ. Catholique de Louvain<br>Denis Flandre, Univ. Catholique de Louvain<br>Jean-Didier Legat, Univ. Catholique de Louvain                              | Tuning-Friendly Body Bias Clustering for Compensating Random Variability in Subthreshold Circuits <b>[s]</b><br><br>Koichi Hamamoto, Osaka Univ.<br>Masanori Hashimoto, Osaka Univ.<br>Yukio Mitsuyama, Osaka Univ.<br>Takao Onoye, Osaka Univ.  |   |  |  |   |   |   |  |  |  |   |

|             |   |  |
|-------------|---|--|
|             | <p>Serial Sub-threshold Circuits for Ultra-Low-Power Systems [s]</p> <p>Sudhanshu Khanna, Univ. of Virginia<br/>Benton H. Calhoun, Univ. of Virginia</p>  | <p>Statistical Static Timing Analysis Considering Leakage Variability in Power Gated Designs [s]</p> <p>Michael J. Anderson, Univ. of Wisconsin-Madison<br/>Azadeh Davoodi, Univ. of Wisconsin-Madison<br/>Jungseob Lee, Univ. of Wisconsin-Madison<br/>Abhishek Sinkar, Univ. of Wisconsin-Madison<br/>Nam Sung Kim, Univ. of Wisconsin-Madison</p> |
| 12:00-13:00 | <p><b>Lunch</b><br/><b>Bayshore Ballroom</b></p>  |  |
| 13:00-15:00 | <p><b>Energy-efficient analog subsystems (1.3)</b><br/><b>ABW Ballroom</b><br/>Chair: Thomas Szepesi, PMChip<br/>Co-Chair: Suhwan Kim, Seoul National Univ.</p>   | <p><b>Dynamic thermal management (2.2.1)</b><br/><b>Sequoia Ballroom</b><br/>Chair: Gilberto Contreras, NVIDIA<br/>Co-Chair: Li Shang, Univ. of Colorado at Boulder</p>  |
|             | <p><b>R</b> A Low Power High Noise Immunity Boost DC-DC Converter Using the Differential Difference Amplifiers</p> <p>Jiwei Fan, NC State Univ.<br/>Xin Zhou, NC State Univ.<br/>Liyu Yang, NC State Univ.<br/>Alex Huang, NC State Univ.</p>   | <p><b>R</b> PPT: Joint Performance/Power/Thermal Management of DRAM Memory for Multi-Core Systems</p> <p>Chung-Hsiang Lin, National Taiwan University<br/>Chia-Lin Yang, National Taiwan University<br/>Ku-Jei King, IBM</p>   |
|             | <p>A Single Inductor Dual Input Dual Output DC-DC Converter with Hybrid Supplies for Solar Energy Harvesting Applications</p> <p>Hui Shao, Hong Kong Univ. of Science and Tech.<br/>Chi-Ying Tsui, Hong Kong Univ. of Science and Tech.<br/>Wing-Hung Ki, Hong Kong Univ. of Science and Tech.</p>  | <p>Predict and Act: Dynamic Thermal Management for Multi-Core Processors</p> <p>Raid Z. Ayoub, UC San Diego<br/>Tajana S. Rosing, UC San Diego</p>   |
|             | <p>A CMOS Low Power Current-Mode Polyphase Filter [s]</p> <p>Hussain Alzaher, King Fahd University of Petroleum &amp; Minerals<br/>Noman Tasadduq, King Fahd University of Petroleum &amp; Minerals</p>   | <p>Online Work Maximization under a Peak Temperature Constraint</p> <p>Thidapat Chantem, University of Notre Dame<br/>X. Sharon Hu, University of Notre Dame<br/>Robert P. Dick, University of Michigan</p>  |
|             | <p>Improvement of Power Efficiency in Switched Capacitor DC-DC Converter by Shoot-through Current Elimination [s]</p> <p>Ratna Kumar P. V, IIT-Kharagpur<br/>Kaushik Bhattacharyya, IIT-Kharagpur<br/>Tamal Das, IIT-Kharagpur<br/>Pradip Mandal, IIT-Kharagpur</p>   | <p>Dynamic Thermal Management using Thin-Film Thermoelectric Cooling</p> <p>Pedro Chaparro, Intel<br/>Jose Gonzalez, Intel<br/>Qiong Cai, Intel<br/>Greg Chrysler, Intel</p>   |
|             | <p>Inductor Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories [s]</p> <p>Tadashi Yasufuku, Univ. of Tokyo<br/>Koichi Ishida, Univ. of Tokyo<br/>Shinji Miyamoto, Toshiba<br/>Hiroto Nakai, Toshiba<br/>Makoto Takamiya, Univ. of Tokyo<br/>Takayasu Sakurai, Univ. of Tokyo<br/>Ken Takeuchi, Univ. of Tokyo</p> |  |
| 15:00-15:15 | <p><b>Break</b><br/><b>ABWS Foyer</b></p>   |  |
| 15:15-16:45 | <p><b>Design Contest</b><br/><b>ABW Ballroom</b><br/>Co-Chair: Kevin (Yu) Cao, Arizona State Univ.<br/>Co-Chair: Chris Hyung-il Kim, Univ. of Minnesota</p>   | <p><b>Power optimization (2.1.2)</b><br/><b>Sequoia Ballroom</b><br/>Chair: Renu Mehra, Synopsys<br/>Co-Chair: Vivek Tiwari, Intel Corp.</p>   |
|             | <p>A 2.6 <math>\mu</math>W Sub-Threshold Mixed-Signal ECG SoC</p> <p>Steven C. Jocke, Univ. of Virginia</p>   | <p>Frequency and Yield Optimization using Power Gates in Power-Constrained Designs</p>   |

|             |   |  |
|-------------|---|--|
|             | Jonathan F. Bolus, Univ. of Virginia<br>Stuart N. Wooters, Univ. of Virginia<br>Travis N. Blalock, Univ. of Virginia<br>Benton H. Calhoun, Univ. of Virginia  | Nam Sung Kim, University of Wisconsin-Madison<br>Jun Seomun, KAIST<br>Abhishek Sinkar, University of Wisconsin-Madison<br>Jungseob Lee, University of Wisconsin-Madison<br>Tae Hee Han, Sungkyunkwan University<br>Ken Choi, Illinois Inst. of Tech.<br>Youngsoo Shin, KAIST |
|             | A 0.9V, 65nm Logic-compatible Embedded DRAM with 1ms Data Retention Time and 53% Less Static Power than a Power-Gated SRAM<br><br>Ki Chul Chun, Univ. of Minnesota<br>Pulkit Jain, Univ. of Minnesota<br>Chris H. Kim, Univ. of Minnesota | NBTI-Aware Power Gating for Concurrent Leakage and Aging Optimization [s]<br><br>Andrea Calimera, Politecnico di Torino<br>Enrico Macii, Politecnico di Torino<br>Massimo Poncino, Politecnico di Torino   |
|             |   | The Opportunity Cost of Low Power Design: A Case Study in Circuit Tuning [s]<br><br>Matthew M. Ziegler, IBM<br>Victor V. Zyuban, IBM<br>George D. Gristede, IBM<br>Milena Vratonjic, UC Davis<br>Joshua Friedrich, IBM   |
|             |   | Behavior-Level Observability Don't-Cares and Application to Low-Power Behavioral Synthesis [s]<br><br>Jason Cong, UCLA<br>Bin Liu, UCLA<br>Zhiru Zhang, AutoESL Design Technologies, Inc   |
| 16:45-17:00 | Break<br>ABWS Foyer   |  |
| 17:00-19:00 | <b>Special Session 1 – Green Data Centers</b><br><b>ABWS Ballroom</b><br>Chair: Partha Ranganathan, Hewlett Packard Labs<br>Co-Chair: Subhasish Mitra, Stanford University  |  |
|             | <b>Ehsan Pakbaznia, Massoud Pedram, Univ. of Southern California</b><br>Minimizing Data Center Cooling and Server Power Costs   |  |
|             | <b>Tom Wenisch, Univ. of Michigan</b><br>Thinking Outside the Box: Power Management at the System Level & Beyond  |  |
|             | <b>John Carter, IBM Austin Research</b><br>A Look Inside IBM's Green Data Center Research   |  |
|             | <b>Cullen Bash, Hewlett Packard</b><br>Sustainable IT Ecosystems and Data Centers   |  |
| 19:00-21:00 | <b>Wine and cheese reception</b><br><b>Bayshore Ballroom</b>  |  |

| Thursday, August 20, 2009  |  |  |  |  |  |   |  |   |   |   |  |
|--|--|--|--|--|--|---|--|---|---|---|--|
| 08:00-08:30  | <b>Breakfast</b><br><b>ABWS Foyer</b>  |  |  |  |  |   |  |   |   |   |  |
| 08:30-09:30  | <b>Keynote Talk 2</b><br><b>ABWS Ballroom</b><br>Chair: Vivek De, Intel Corp.<br><b>Kevin Zhang, Fellow, Intel</b><br>Circuit Design in Nano-Scale CMOS Era: Opportunities & Challenges  |  |  |  |  |   |  |   |   |   |  |
| 09:30-09:45  | Break<br>ABWS Foyer  |  |  |  |  |   |  |   |   |   |  |
| 09:45-11:45  | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; background-color: #cccccc;"> <b>Micro-architecture techniques (1.2.1)</b><br/> <b>ABW Ballroom</b><br/>           Chair: Farhad Mehdipour, Kyushu Univ.<br/>           Co-Chair: Alper Buyuktosunoglu, IBM         </td> <td style="width: 50%; background-color: #cccccc;"> <b>Variation-aware and adaptive power management (2.2.2)</b><br/> <b>Sequoia Ballroom</b><br/>           Chair: Sharon Hu, Univ. of Notre Dame<br/>           Co-Chair: Elaheh Bozorgzadeh, UC Irvine         </td> </tr> </table>   | <b>Micro-architecture techniques (1.2.1)</b><br><b>ABW Ballroom</b><br>Chair: Farhad Mehdipour, Kyushu Univ.<br>Co-Chair: Alper Buyuktosunoglu, IBM                            | <b>Variation-aware and adaptive power management (2.2.2)</b><br><b>Sequoia Ballroom</b><br>Chair: Sharon Hu, Univ. of Notre Dame<br>Co-Chair: Elaheh Bozorgzadeh, UC Irvine                                    |  |  |   |  |   |   |   |  |
| <b>Micro-architecture techniques (1.2.1)</b><br><b>ABW Ballroom</b><br>Chair: Farhad Mehdipour, Kyushu Univ.<br>Co-Chair: Alper Buyuktosunoglu, IBM  | <b>Variation-aware and adaptive power management (2.2.2)</b><br><b>Sequoia Ballroom</b><br>Chair: Sharon Hu, Univ. of Notre Dame<br>Co-Chair: Elaheh Bozorgzadeh, UC Irvine  |  |  |  |  |   |  |   |   |   |  |
|  | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;"> <b>Way-Tagged Cache: An Energy-Efficient L2 Cache Architecture under Write-Through Policy</b><br/>           Jianwei Dai, University of Connecticut<br/>           Lei Wang, University of Connecticut         </td> <td style="width: 50%;"> <b>Analyzing Potential Power Reduction with Adaptive Voltage Positioning Optimized for Multicore Processors</b><br/>           Abhishek Sinkar, Univ. of Wisconsin - Madison<br/>           Nam Sung Kim, Univ. of Wisconsin - Madison         </td> </tr> <tr> <td> <b>Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches</b><br/>           Mrinmoy Ghosh, Georgia Institute of Tech. and ARM<br/>           Emre Ozer, ARM<br/>           Simon Ford, ARM<br/>           Stuart Biles, ARM<br/>           Hsien-Hsin S. Lee, Georgia Institute of Tech.         </td> <td> <b>Significance Driven Computation: A Voltage-Scalable, Variation-Aware, Quality-Tuning Motion Estimator</b><br/>           Debabrata Mohapatra, Purdue University<br/>           Georgios Karakonstantis, Purdue University<br/>           Kaushik Roy, Purdue University         </td> </tr> <tr> <td> <b>Energy-Efficient Renaming with Register Versioning [s]</b><br/>           Hui Zeng, SUNY, Binghamton<br/>           Ju-Young Jung, SUNY, Binghamton<br/>           Kanad Ghose, SUNY, Binghamton<br/>           Dmitry Ponomarev, SUNY, Binghamton         </td> <td> <b>Optimizing Total Power of Many-Core Processors Considering Voltage Scaling Limit and Process Variations</b><br/>           Jungseob Lee, University of Wisconsin-Madison<br/>           Nam Sung Kim, University of Wisconsin-Madison         </td> </tr> <tr> <td> <b>Cooperative Shared Resource Access Control for Low-Power Chip Multiprocessors [s]</b><br/>           Noriko Takagi, University of Tokyo<br/>           Hiroshi Sasaki, University of Tokyo<br/>           Masaaki Kondo, University of Electro-Communications<br/>           Hiroshi Nakamura, University of Tokyo         </td> <td> <b>Integrating Dynamic Voltage/Frequency Scaling and Adaptive Body Biasing using Test-time Voltage Selection</b><br/>           Alyssa Bonnoit, Carnegie Mellon University<br/>           Sebastian Herbert, Carnegie Mellon University<br/>           Diana Marculescu, Carnegie Mellon University<br/>           Lawrence Pileggi, Carnegie Mellon University         </td> </tr> <tr> <td> <b>An Energy-Efficient Checkpointing Mechanism For Out Of Order Commit Processor [s]</b><br/>           Hui Zeng, SUNY, Binghamton<br/>           Matt T. Yourst, SUNY, Binghamton<br/>           Kanad Ghose, SUNY, Binghamton         </td> <td></td> </tr> </table> | <b>Way-Tagged Cache: An Energy-Efficient L2 Cache Architecture under Write-Through Policy</b><br>Jianwei Dai, University of Connecticut<br>Lei Wang, University of Connecticut | <b>Analyzing Potential Power Reduction with Adaptive Voltage Positioning Optimized for Multicore Processors</b><br>Abhishek Sinkar, Univ. of Wisconsin - Madison<br>Nam Sung Kim, Univ. of Wisconsin - Madison | <b>Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches</b><br>Mrinmoy Ghosh, Georgia Institute of Tech. and ARM<br>Emre Ozer, ARM<br>Simon Ford, ARM<br>Stuart Biles, ARM<br>Hsien-Hsin S. Lee, Georgia Institute of Tech. | <b>Significance Driven Computation: A Voltage-Scalable, Variation-Aware, Quality-Tuning Motion Estimator</b><br>Debabrata Mohapatra, Purdue University<br>Georgios Karakonstantis, Purdue University<br>Kaushik Roy, Purdue University | <b>Energy-Efficient Renaming with Register Versioning [s]</b><br>Hui Zeng, SUNY, Binghamton<br>Ju-Young Jung, SUNY, Binghamton<br>Kanad Ghose, SUNY, Binghamton<br>Dmitry Ponomarev, SUNY, Binghamton | <b>Optimizing Total Power of Many-Core Processors Considering Voltage Scaling Limit and Process Variations</b><br>Jungseob Lee, University of Wisconsin-Madison<br>Nam Sung Kim, University of Wisconsin-Madison | <b>Cooperative Shared Resource Access Control for Low-Power Chip Multiprocessors [s]</b><br>Noriko Takagi, University of Tokyo<br>Hiroshi Sasaki, University of Tokyo<br>Masaaki Kondo, University of Electro-Communications<br>Hiroshi Nakamura, University of Tokyo | <b>Integrating Dynamic Voltage/Frequency Scaling and Adaptive Body Biasing using Test-time Voltage Selection</b><br>Alyssa Bonnoit, Carnegie Mellon University<br>Sebastian Herbert, Carnegie Mellon University<br>Diana Marculescu, Carnegie Mellon University<br>Lawrence Pileggi, Carnegie Mellon University | <b>An Energy-Efficient Checkpointing Mechanism For Out Of Order Commit Processor [s]</b><br>Hui Zeng, SUNY, Binghamton<br>Matt T. Yourst, SUNY, Binghamton<br>Kanad Ghose, SUNY, Binghamton |  |
| <b>Way-Tagged Cache: An Energy-Efficient L2 Cache Architecture under Write-Through Policy</b><br>Jianwei Dai, University of Connecticut<br>Lei Wang, University of Connecticut   | <b>Analyzing Potential Power Reduction with Adaptive Voltage Positioning Optimized for Multicore Processors</b><br>Abhishek Sinkar, Univ. of Wisconsin - Madison<br>Nam Sung Kim, Univ. of Wisconsin - Madison   |  |  |  |  |   |  |   |   |   |  |
| <b>Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches</b><br>Mrinmoy Ghosh, Georgia Institute of Tech. and ARM<br>Emre Ozer, ARM<br>Simon Ford, ARM<br>Stuart Biles, ARM<br>Hsien-Hsin S. Lee, Georgia Institute of Tech. | <b>Significance Driven Computation: A Voltage-Scalable, Variation-Aware, Quality-Tuning Motion Estimator</b><br>Debabrata Mohapatra, Purdue University<br>Georgios Karakonstantis, Purdue University<br>Kaushik Roy, Purdue University   |  |  |  |  |   |  |   |   |   |  |
| <b>Energy-Efficient Renaming with Register Versioning [s]</b><br>Hui Zeng, SUNY, Binghamton<br>Ju-Young Jung, SUNY, Binghamton<br>Kanad Ghose, SUNY, Binghamton<br>Dmitry Ponomarev, SUNY, Binghamton  | <b>Optimizing Total Power of Many-Core Processors Considering Voltage Scaling Limit and Process Variations</b><br>Jungseob Lee, University of Wisconsin-Madison<br>Nam Sung Kim, University of Wisconsin-Madison   |  |  |  |  |   |  |   |   |   |  |
| <b>Cooperative Shared Resource Access Control for Low-Power Chip Multiprocessors [s]</b><br>Noriko Takagi, University of Tokyo<br>Hiroshi Sasaki, University of Tokyo<br>Masaaki Kondo, University of Electro-Communications<br>Hiroshi Nakamura, University of Tokyo      | <b>Integrating Dynamic Voltage/Frequency Scaling and Adaptive Body Biasing using Test-time Voltage Selection</b><br>Alyssa Bonnoit, Carnegie Mellon University<br>Sebastian Herbert, Carnegie Mellon University<br>Diana Marculescu, Carnegie Mellon University<br>Lawrence Pileggi, Carnegie Mellon University  |  |  |  |  |   |  |   |   |   |  |
| <b>An Energy-Efficient Checkpointing Mechanism For Out Of Order Commit Processor [s]</b><br>Hui Zeng, SUNY, Binghamton<br>Matt T. Yourst, SUNY, Binghamton<br>Kanad Ghose, SUNY, Binghamton  |  |  |  |  |  |   |  |   |   |   |  |
| 11:45-12:45  | <b>Lunch</b><br><b>Bayshore Ballroom</b>   |  |  |  |  |   |  |   |   |   |  |
| 12:45-14:45  | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; background-color: #cccccc;"> <b>Digital low-power potpourri (1.1.2)</b><br/> <b>ABW Ballroom</b><br/>           Chair: David Wentzloff, Univ. of Michigan<br/>           Co-Chair: Borivoje Nikolic, UC Berkeley         </td> <td style="width: 50%; background-color: #cccccc;"> <b>Energy-aware client-server computing (2.3.1)</b><br/> <b>Sequoia Ballroom</b><br/>           Chair: Ken Choi, Illinois Institute of Tech.<br/>           Co-Chair: Brarry Pangrle, Mentor Graphics         </td> </tr> </table>   | <b>Digital low-power potpourri (1.1.2)</b><br><b>ABW Ballroom</b><br>Chair: David Wentzloff, Univ. of Michigan<br>Co-Chair: Borivoje Nikolic, UC Berkeley                      | <b>Energy-aware client-server computing (2.3.1)</b><br><b>Sequoia Ballroom</b><br>Chair: Ken Choi, Illinois Institute of Tech.<br>Co-Chair: Brarry Pangrle, Mentor Graphics                                    |  |  |   |  |   |   |   |  |
| <b>Digital low-power potpourri (1.1.2)</b><br><b>ABW Ballroom</b><br>Chair: David Wentzloff, Univ. of Michigan<br>Co-Chair: Borivoje Nikolic, UC Berkeley  | <b>Energy-aware client-server computing (2.3.1)</b><br><b>Sequoia Ballroom</b><br>Chair: Ken Choi, Illinois Institute of Tech.<br>Co-Chair: Brarry Pangrle, Mentor Graphics  |  |  |  |  |   |  |   |   |   |  |
|  | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;"> <b>Pulse Width Modulation for Reduced Peak Power Full-Swing On-Chip Interconnect</b><br/>           Mackenzie R. Scott, UC Davis<br/>           Rajeevan Amirtharajah, UC Davis         </td> <td style="width: 50%;"> <b>vGreen: A System for Energy Efficient Computing in Virtualized Environments</b><br/>           Gaurav Dhiman, UC San Diego<br/>           Giacomo Marchetti, UC San Diego<br/>           Tajana Rosing, UC San Diego         </td> </tr> </table>   | <b>Pulse Width Modulation for Reduced Peak Power Full-Swing On-Chip Interconnect</b><br>Mackenzie R. Scott, UC Davis<br>Rajeevan Amirtharajah, UC Davis                        | <b>vGreen: A System for Energy Efficient Computing in Virtualized Environments</b><br>Gaurav Dhiman, UC San Diego<br>Giacomo Marchetti, UC San Diego<br>Tajana Rosing, UC San Diego                            |  |  |   |  |   |   |   |  |
| <b>Pulse Width Modulation for Reduced Peak Power Full-Swing On-Chip Interconnect</b><br>Mackenzie R. Scott, UC Davis<br>Rajeevan Amirtharajah, UC Davis  | <b>vGreen: A System for Energy Efficient Computing in Virtualized Environments</b><br>Gaurav Dhiman, UC San Diego<br>Giacomo Marchetti, UC San Diego<br>Tajana Rosing, UC San Diego  |  |  |  |  |   |  |   |   |   |  |

|             |  |   |
|-------------|--|---|
|             | <p><b>R</b> Low Power Circuit Design Based on Heterojunction Tunneling Transistors (HETTs)</p> <p>Daeyeon Kim, University of Michigan<br/>Yoonmyung Lee, University of Michigan<br/>Jin Cai, IBM<br/>Isaac Lauer, IBM<br/>Leland Chang, IBM<br/>Steven J. Koester, IBM<br/>Dennis Sylvester, University of Michigan<br/>David Blaauw, University of Michigan</p> | <p>Near optimal battery-aware energy management</p> <p>Sushu Zhang, Arizona State University<br/>Karam S. Chatha, Arizona State University<br/>Goran Konjevod, Arizona State University</p>   |
|             | <p>A 45nm CMOS 0.35V-Optimized Standard Cell Library for Ultra-Low Power Applications [s]</p> <p>Fady Abouzeid, STMicroelectronics<br/>Sylvain Clerc, STMicroelectronics<br/>Fabian Firmin, STMicroelectronics<br/>Marc Renaudin, Tiempo SAS<br/>Gilles Sicard, TIMA Laboratory</p>  | <p>Transaction-Based Adaptive Dynamic Voltage Scaling for Interactive Applications [s]</p> <p>Xia Zhao, Peking University<br/>Yao Guo, Peking University<br/>Xiangqun Chen, Peking University</p>   |
|             | <p>A Low Power 3D Integrated FFT Engine Using Hypercube Memory Division [s]</p> <p>Thorlindur Thorolfsson, NCSU<br/>Nariman Moezzi Madani, NCSU<br/>Paul D. Franzon, NCSU</p>  | <p>Tracking the Power in an Enterprise Decision Support System [s]</p> <p>Justin Meza, HP Labs<br/>Mehul Shah, HP Labs<br/>Parthasarathy Ranganathan, HP Labs<br/>Mike Fitzner, HP BCS<br/>Judson Veazey, HP BCS</p>  |
|             | <p>Data Manipulation Techniques to Reduce Phase Change Memory Write Energy [s]</p> <p>Wei Xu, Rensselaer Polytechnic Institute<br/>Jibang Liu, Rensselaer Polytechnic Institute<br/>Tong Zhang, Rensselaer Polytechnic Institute</p>   | <p>Ranking Servers based on Energy Savings for Computation Offloading [s]</p> <p>Karthik Kumar, Purdue University<br/>Yamini Nimmagadda, Purdue University<br/>Yung-Hsiang Lu, Purdue University</p>  |
| 14:45-15:00 | <p>Break<br/>ABWS Foyer</p>  |   |
| 15:00-16:30 | <p><b>Special Session 2 – Green Computing</b><br/><b>ABWS Ballroom</b><br/>Chair: Eddie Pettis, Google</p>   |   |
|             | <p><b>Kiyoo Itoh, Fellow, Hitachi</b><br/>Leakage- and Variability-Conscious Circuit Designs for the 0.5-V Nanoscale CMOS Era</p>  |   |
|             | <p><b>Al Fazio, Fellow, Intel</b><br/>Non Volatile Memories to Enable System Power Scaling</p>   |   |
|             | <p><b>Suman Datta, Pennsylvania State Univ.</b><br/>Low Voltage Tunnel Transistor Architecture and its Viability for Energy Efficient Logic Applications</p>   |   |
| 16:30-16:45 | <p>Break<br/>ABWS Foyer</p>  |   |
| 16:45-18:00 | <p><b>Poster Session</b><br/><b>ABWS Ballroom</b><br/>Chair: Hamid Mahmoodi, San Francisco State Univ.<br/>Co-chair: Jinfeng Liu, Synopsys</p>   |   |
|             | <p>Cross-Over Current Suppressing Latch Compared to State-of-the-Art for Low-Power Low-Frequency Applications with Resonant Clocking</p> <p>Flavio Carbognani, ETH Zurich<br/>Luca Henzen, ETH Zurich</p>  | <p>Reducing the Leakage and Timing Variability of 2D ICs Using 3D ICs</p> <p>Sherief Reda, Brown University<br/>Aung Si, Brown University<br/>Iris Bahar, Brown University</p>  |
|             | <p>An optimization strategy for low energy and high performance for the on-chip interconnect signaling</p> <p>Ge Chen, University of New South Wales<br/>Saeid Nooshabadi, Gwang Inst. of Science and Tech.<br/>Steven Duvall, University of New South Wales</p>   | <p>A High-Performance Low-Power Nanophotonic On-Chip Network</p> <p>Zheng Li, Tsinghua University<br/>Jie Wu, Tsinghua University<br/>Li Shang, University of Colorado at Boulder<br/>Alan R. Mickelson, University of Colorado at Boulder<br/>Manish Vachharajani, University of Colorado at Boulder</p> |



|             |  |  |
|-------------|--|--|
|             | <p>An optimization strategy for low energy and high performance for the on-chip interconnect signaling</p> <p>Ge Chen, University of New South Wales<br/>Saeid Nooshabadi, Gwang Inst. of Science and Tech.<br/>Steven Duvall, University of New South Wales</p>   | <p>Dejan Filipovic, University of Colorado at Boulder<br/>Wounjhang Park, University of Colorado at Boulder<br/>Yihe Sun, Tsinghua University</p>  |
|             | <p>Exploration of 3D Stacked L2 Cache Design for High Performance and Efficient Thermal Control</p> <p>Guangyu Sun, Pennsylvania State Univ.<br/>XiaoXia Wu, Pennsylvania State Univ.<br/>Yuan Xie, Pennsylvania State Univ.</p>   | <p>Power-Management-Based Chien Search for Low Power BCH Decoder</p> <p>Shu-Yi Wong, University of Windsor<br/>Chunhong Chen, University of Windsor<br/>Q. M. Jonathan Wu, University of Windsor</p>   |
|             | <p>Low Power Robust Signal Processing</p> <p>Veera Papirla, Arizona State University<br/>Aarul Jain, Arizona State University<br/>Chaitali Chakrabarti, Arizona State University</p>   | <p>Enabling Ultra Low Voltage System Operation by Tolerating On-Chip Cache Failures</p> <p>Amin Ansari, University of Michigan<br/>Shuguang Feng, University of Michigan<br/>Shantanu Gupta, University of Michigan<br/>Scott Mahlke, University of Michigan</p>                                     |
|             | <p>Design of Multi-Mode 4-Switch Buck-Boost Controller</p> <p>Lou Jiana, Zhejiang University<br/>Wu Xiaobo, Zhejiang University</p>  | <p>Electromigration Study of Power Gated Grids</p> <p>AidaTodri, UC Santa Barbara<br/>Malgorzata Marek-Sadowska, UC Santa Barbara</p>  |
|             | <p>Software-Defined SIMO Step-Up/Down Power Converter with Adaptive Global/Local Power Allocation Scheme for DVS-Enabled Multicore Systems</p> <p>Feng Luo, University of Arizona<br/>Rajdeep Bondade, University of Arizona<br/>Dongsheng Ma, University of Arizona</p>   | <p>A Novel 0.5V 15¼W 1.3MHz Temperature-Compensated Analog PWM-Controller for Switch-Mode Converters</p> <p>Dominic Maurath, IMTEK<br/>Charalambos Andreou, IMTEK<br/>Yiannos Manoli, IMTEK</p>  |
|             | <p>SOI, Interconnect, Package, and Mainboard Thermal Characterization</p> <p>Joseph Nayfach-Battilana, UC Santa Cruz<br/>Jose Renau, UC Santa Cruz</p>   | <p>N-Version Temperature-Aware Scheduling and Binding</p> <p>Yousra Alkabani, Rice University<br/>Farinaz Koushanfar, Rice University<br/>Miodrag Potkonjak, UCLA</p>  |
|             | <p>Energy-Aware Instruction-Set Customization for Real-Time Embedded Multiprocessor Systems</p> <p>Seungrok Jung, Samsung<br/>Jungsoo Kim, KAIST<br/>Sangkwon Na, KAIST<br/>Chong-Min Kyung, KAIST</p>   | <p>Power-Saving Color Transformation of Mobile Graphical User Interfaces on OLED-based Displays</p> <p>Mian Dong, Rice University<br/>Yung-Seok K. Choi, Rice University<br/>Lin Zhong, Rice University</p>  |
|             | <p>An Energy-Delay Efficient 2-Level Data Cache Architecture for Embedded System</p> <p>Jongmin Lee, KAIST<br/>Soontae Kim, KAIST</p>  | <p>Experimental Analysis of Sequence Dependence on Energy Saving for Error Tolerant Image Processing</p> <p>Se H. Kim, Georgia Institute of Technology<br/>Saibal Mukhopadhyay, Georgia Institute of Technology<br/>Wayne Wolf, Georgia Institute of Technology</p>                                  |
|             | <p>A Programmable Implementation of Neural Signal Processing on a Smartdust for Brain-Computer Interfaces</p> <p>Yuwen Sun, University of Pittsburgh<br/>Shimeng Huang, University of Pittsburgh<br/>Joseph Oresko, University of Pittsburgh<br/>John Kraus, University of Pittsburgh<br/>Allen C. Cheng, University of Pittsburgh</p> | <p>An Experimental Validation of System Level Design Space Exploration Methodology for Energy Efficient Sensor Nodes</p> <p>Sonali Chouhan, Indian Institute of Technology Delhi<br/>M. Balakrishnan, Indian Institute of Technology Delhi<br/>Ranjan Bose, Indian Institute of Technology Delhi</p> |
| 18:00-19:00 | <p><b>Panel</b><br/><b>ABWS Ballroom</b><br/>Chair: Suman Datta, Pennsylvania State Univ.</p>  |  |
|             | <p><b>It is All About Power Analysis, Exploration and Trade-offs</b><br/>Organizer: Soheil Modirzadeh, Cadence<br/>Moderator: Brian Fuller, Editor and Consultant<br/>Panelists: Sandeep Mirchandani, Broadcom / Sanjeev Das, NXP / Ran Avinun, Cadence / Camille Kokozaki, IDT / Jon McDonald, Mentor Graphics</p>                    |  |

|             |  |
|-------------|--|
| 19:00-22:00 | <b>Banquet</b><br><b>Shalizar Restaurant</b> |
|-------------|--|


| <b>Friday, August 21, 2009</b>  |   |   |  |   |   |   |  |   |  |  |  |   |  |
|---|---|---|--|---|---|---|--|---|--|--|--|---|--|
| 08:00-08:30   | <b>Breakfast</b><br><b>ABWS Foyer</b>   |   |  |   |   |   |  |   |  |  |  |   |  |
| 08:30-09:15   | <b>Keynote Talk 3</b><br><b>ABWS Ballroom</b><br>Chair: Subramani Kengeri, GLOBALFOUNDRIES  |   |  |   |   |   |  |   |  |  |  |   |  |
|   | <b>Mojoy Chian, Senior VP, GLOBALFOUNDRIES</b><br>Challenges and Opportunities in Low-Power Design Enablement   |   |  |   |   |   |  |   |  |  |  |   |  |
| 09:15-10:00   | <b>Keynote Talk 4</b><br><b>ABWS Ballroom</b><br>Chair: Sreedhar Natarajan, TSMC  |   |  |   |   |   |  |   |  |  |  |   |  |
|   | <b>Yankin Tanurhan, VP of Engineering and Design, VirageLogic</b><br>Dealing with Disaggregation in Ever-changing World of Semiconductors   |   |  |   |   |   |  |   |  |  |  |   |  |
| 10:00-10:15   | Break<br>ABWS Foyer   |   |  |   |   |   |  |   |  |  |  |   |  |
| 10:15-12:15   | <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;"><b>Low-power platforms and circuits (1.2.2)</b><br/><b>ABW Ballroom</b><br/>Chair: Hiroshi Sasaki, Tokyo Univ.<br/>Co-Chair: Lawrence Clark, Arizona State Univ.</th> <th style="width: 50%; text-align: center;"><b>Energy-efficient wireless systems (2.3.2)</b><br/><b>Sequoia Ballroom</b><br/>Chair: Tajana Simunic Rosing, UC San Diego<br/>Co-Chair: Vijay Raghunathan, Purdue Univ.</th> </tr> </thead> <tbody> <tr> <td>A 60fps 496mW Multi-Object Recognition Processor with Workload-Aware Dynamic Power Management [s]<br/><br/>Joo-Young Kim, KAIST<br/>Seungjin Lee, KAIST<br/>Jinwook Oh, KAIST<br/>Minsu Kim, KAIST<br/>Hoi-Jun Yoo, KAIST</td> <td>Adaptive RF Chain Management for Energy-Efficient Spatial-Multiplexing MIMO Transmission<br/><br/>Hang Yu, Rice University<br/>Lin Zhong, Rice University<br/>Ashutosh Sabharwal, Rice University</td> </tr> <tr> <td>The Design of a Bloom Filter Hardware Accelerator for Ultra Low Power Systems [s]<br/><br/>Michael J. Lyons, Harvard University<br/>David Brooks, Harvard University</td> <td>Remote Progressive Firmware Update for Flash-Based Networked Embedded Systems<br/><br/>Jinsik Kim, University of California, Irvine<br/>Pai H. Chou, University of California, Irvine</td> </tr> <tr> <td>Dynamic Power Gating with Quality Guarantees [s]<br/><br/>Anita Lungu, Duke University<br/>Pradip Bose, IBM<br/>Alper Buyuktosunoglu, IBM<br/>Daniel J. Sorin, Duke University</td> <td>Power Management in Energy Harvesting Embedded Systems with Discrete Service Levels<br/><br/>Clemens Moser, ETH Zurich<br/>Jian-Jia Chen, ETH Zurich<br/>Lothar Thiele, ETH Zurich</td> </tr> <tr> <td>End-to-End Validation of Architectural Power Models [s]<br/><br/>Madhu S. S. Govindan, Univ. of Texas at Austin<br/>Stephen W. Keckler, Univ. of Texas at Austin<br/>Doug Burger, Microsoft Research</td> <td>Energy Efficient Sampling for Event Detection in Wireless Sensor Networks<br/><br/>Zainul Charbiwala, UCLA<br/>Younghun Kim, UCLA<br/>Sadaf Zahedi, UCLA<br/>Jonathan Friedman, UCLA<br/>Mani Srivastava, UCLA</td> </tr> <tr> <td>Low Power Fast and Dense Longest Prefix Match Content Addressable Memory for IP Routers [s]<br/><br/>Satendra Kumar Maurya, Arizona State University<br/>Lawrence T. Clark, Arizona State University</td> <td></td> </tr> </tbody> </table> | <b>Low-power platforms and circuits (1.2.2)</b><br><b>ABW Ballroom</b><br>Chair: Hiroshi Sasaki, Tokyo Univ.<br>Co-Chair: Lawrence Clark, Arizona State Univ. | <b>Energy-efficient wireless systems (2.3.2)</b><br><b>Sequoia Ballroom</b><br>Chair: Tajana Simunic Rosing, UC San Diego<br>Co-Chair: Vijay Raghunathan, Purdue Univ. | A 60fps 496mW Multi-Object Recognition Processor with Workload-Aware Dynamic Power Management [s]<br><br>Joo-Young Kim, KAIST<br>Seungjin Lee, KAIST<br>Jinwook Oh, KAIST<br>Minsu Kim, KAIST<br>Hoi-Jun Yoo, KAIST | Adaptive RF Chain Management for Energy-Efficient Spatial-Multiplexing MIMO Transmission<br><br>Hang Yu, Rice University<br>Lin Zhong, Rice University<br>Ashutosh Sabharwal, Rice University | The Design of a Bloom Filter Hardware Accelerator for Ultra Low Power Systems [s]<br><br>Michael J. Lyons, Harvard University<br>David Brooks, Harvard University | Remote Progressive Firmware Update for Flash-Based Networked Embedded Systems<br><br>Jinsik Kim, University of California, Irvine<br>Pai H. Chou, University of California, Irvine | Dynamic Power Gating with Quality Guarantees [s]<br><br>Anita Lungu, Duke University<br>Pradip Bose, IBM<br>Alper Buyuktosunoglu, IBM<br>Daniel J. Sorin, Duke University | Power Management in Energy Harvesting Embedded Systems with Discrete Service Levels<br><br>Clemens Moser, ETH Zurich<br>Jian-Jia Chen, ETH Zurich<br>Lothar Thiele, ETH Zurich | End-to-End Validation of Architectural Power Models [s]<br><br>Madhu S. S. Govindan, Univ. of Texas at Austin<br>Stephen W. Keckler, Univ. of Texas at Austin<br>Doug Burger, Microsoft Research | Energy Efficient Sampling for Event Detection in Wireless Sensor Networks<br><br>Zainul Charbiwala, UCLA<br>Younghun Kim, UCLA<br>Sadaf Zahedi, UCLA<br>Jonathan Friedman, UCLA<br>Mani Srivastava, UCLA | Low Power Fast and Dense Longest Prefix Match Content Addressable Memory for IP Routers [s]<br><br>Satendra Kumar Maurya, Arizona State University<br>Lawrence T. Clark, Arizona State University |  |
| <b>Low-power platforms and circuits (1.2.2)</b><br><b>ABW Ballroom</b><br>Chair: Hiroshi Sasaki, Tokyo Univ.<br>Co-Chair: Lawrence Clark, Arizona State Univ.   | <b>Energy-efficient wireless systems (2.3.2)</b><br><b>Sequoia Ballroom</b><br>Chair: Tajana Simunic Rosing, UC San Diego<br>Co-Chair: Vijay Raghunathan, Purdue Univ.  |   |  |   |   |   |  |   |  |  |  |   |  |
| A 60fps 496mW Multi-Object Recognition Processor with Workload-Aware Dynamic Power Management [s]<br><br>Joo-Young Kim, KAIST<br>Seungjin Lee, KAIST<br>Jinwook Oh, KAIST<br>Minsu Kim, KAIST<br>Hoi-Jun Yoo, KAIST | Adaptive RF Chain Management for Energy-Efficient Spatial-Multiplexing MIMO Transmission<br><br>Hang Yu, Rice University<br>Lin Zhong, Rice University<br>Ashutosh Sabharwal, Rice University   |   |  |   |   |   |  |   |  |  |  |   |  |
| The Design of a Bloom Filter Hardware Accelerator for Ultra Low Power Systems [s]<br><br>Michael J. Lyons, Harvard University<br>David Brooks, Harvard University   | Remote Progressive Firmware Update for Flash-Based Networked Embedded Systems<br><br>Jinsik Kim, University of California, Irvine<br>Pai H. Chou, University of California, Irvine  |   |  |   |   |   |  |   |  |  |  |   |  |
| Dynamic Power Gating with Quality Guarantees [s]<br><br>Anita Lungu, Duke University<br>Pradip Bose, IBM<br>Alper Buyuktosunoglu, IBM<br>Daniel J. Sorin, Duke University   | Power Management in Energy Harvesting Embedded Systems with Discrete Service Levels<br><br>Clemens Moser, ETH Zurich<br>Jian-Jia Chen, ETH Zurich<br>Lothar Thiele, ETH Zurich  |   |  |   |   |   |  |   |  |  |  |   |  |
| End-to-End Validation of Architectural Power Models [s]<br><br>Madhu S. S. Govindan, Univ. of Texas at Austin<br>Stephen W. Keckler, Univ. of Texas at Austin<br>Doug Burger, Microsoft Research                    | Energy Efficient Sampling for Event Detection in Wireless Sensor Networks<br><br>Zainul Charbiwala, UCLA<br>Younghun Kim, UCLA<br>Sadaf Zahedi, UCLA<br>Jonathan Friedman, UCLA<br>Mani Srivastava, UCLA  |   |  |   |   |   |  |   |  |  |  |   |  |
| Low Power Fast and Dense Longest Prefix Match Content Addressable Memory for IP Routers [s]<br><br>Satendra Kumar Maurya, Arizona State University<br>Lawrence T. Clark, Arizona State University                   |   |   |  |   |   |   |  |   |  |  |  |   |  |

|             |  |  |
|-------------|--|--|
|             | <p>MicroFix: Exploiting Path-grained Timing Adaptability for Improving Power-Performance Efficiency [s]</p> <p>Guihai Yan, ICT, Chinese Academy of Sciences<br/>         Yinhe Han, ICT, Chinese Academy of Sciences<br/>         Hui Liu, ICT, Chinese Academy of Sciences<br/>         Xiaoyao Liang, NVIDIA<br/>         Xiaowei Li, ICT, Chinese Academy of Sciences</p> |  |
| 12:15-13:00 | <p><b>Lunch</b><br/> <b>RMES Ballroom</b></p>  |  |
| 13:00-14:00 | <p><b>Embedded Tutorial 1</b><br/> <b>ABW Ballroom</b><br/>         Chair: Chris Hyung-il Kim, Univ. of Minnesota</p>  | <p><b>Embedded Tutorial 2</b><br/> <b>Sequoia Ballroom</b><br/>         Chair: Yung-Hsiang Lu, Purdue Univ.</p>            |
|             | <p><b>Ultra Low Voltage CMOS</b><br/>         Kaushik Roy, Purdue University</p>   | <p><b>Emerging Technologies and Their Impact on System Design</b><br/>         Yuan Xie, Pennsylvania State Univ.</p>      |
| 14:00-15:00 | <p><b>Embedded Tutorial 3</b><br/> <b>ABW Ballroom</b><br/>         Chair: Koji Inoue, Kyushu Univ.</p>  | <p><b>Embedded Tutorial 4</b><br/> <b>Sequoia Ballroom</b><br/>         Chair: Chia-Lin Yang, National Taiwan Univ.</p>    |
|             | <p><b>Green Transistors to Green Architectures</b><br/>         Suman Datta, Pennsylvania State Univ.<br/>         Vijay Narayanan, Pennsylvania State Univ.</p>   | <p><b>Green at the Micro-Scale: Towards Self-Powered Embedded Systems</b><br/>         Vijay Raghunathan, Purdue Univ.</p> |
| 15:15       | <p><b>Closing Remarks</b><br/> <b>ABWS Ballroom</b></p>  |  |

# Conference Hotel Layout

**The Westin Hotel San Francisco Airport**  
 (1 Old Bayshore Highway · Millbrae, California 94030)

## Lobby Level



# Banquet Event

Thu, Aug 20th, 7-10pm

**Shalizar Restaurant**  
**300 El Camino Real, Belmont, CA 94002**  
**650-596-9000**

<http://www.shalizaar.com>



*Come and enjoy an evening of Persian food and music!!!*

## Shuttle Transportation to Event

Shuttle busses will be leaving from the hotel between 7pm and 7:30pm. Please catch the busses at the hotel entrance during this time. The shuttle busses will bring attendees back to the hotel at 10pm.

If you choose to drive to the restaurant, parking space is available at the restaurant. It is a 15 minute drive from the hotel (see the restaurant address above or map on the next page).


Conference registration covers one admission to the banquet event. If you would like to bring a partner/friend, limited additional banquet tickets are available for sale at the registration desk (\$60/person). Please bring your conference badge or additional ticket for admission and complementary wine.

## Private Vehicle Transportation to Event


The restaurant Shalizaar has a parking lot for 34 vehicles and there is no overflow parking lot. You may park your vehicle at the restaurant parking lot. However, parking is on the first-come-first-serve basis and if the parking lot is full, you should look for street parking. Please ask to the restaurant for more details.

# Banquet Restaurant Map

**Shalizar Restaurant**  
300 El Camino Real, Belmont, CA 94002



0. From the Westin San Francisco Airport
1. Head northeast toward Bayshore Hwy (75 ft)
2. Turn left at Bayshore Hwy (430 ft)
3. Turn left at E Millbrae Ave (0.3 mi)
4. Merge onto US- 101 S via the ramp to San Jose (5.7 mi)
5. Take exit 414B to merge onto CA-92 W (1.3 mi)
6. Take exit 12A to merge onto CA-82/S El Camino Real (2.3 mi)
7. Destination will be on the right



(Maps and driving direction from map.google.com)

# ISLPED 2009 Sponsors

Sponsored by



with technical support from



# ISLPED 2009 Corporate Supporters

Platinum Supporter



Gold Supporters



Silver Supporter