

ISLPED 2015 Technical Program

July 22-24, 2015, Rome, Italy

Day 1: Wednesday, July 22, 2015			
08:00 – 08:30	Conference Registration		
08:30 – 09:00	Welcome by General Co-Chairs and Technical Program Co-Chairs and presentation of the IEEE CASS C.A. Desoer Technical Achievement Award (Room 1)		
09:00 – 10:00	Keynote 1: “Let’s Get Physical: Adding Physical Dimensions to Cyber Systems,” Alberto Sangiovanni-Vincentelli, University of California, Berkeley (Room 1) Chair: Luca Benini, ETH Zurich and University of Bologna		
10:00 – 10:30	Coffee Break (Cloister)		
10:30 – 12:30	<table border="0"> <tr> <td style="vertical-align: top;"> <p>Session 1: Emerging Technologies for Energy Efficiency (Room 1)</p> <p>1.1. COAST: Correlated Material Assisted STT MRAMs for Optimized Read Operation <i>Ahmedullah Aziz, Nikhil Shukla, Suman Datta, and Sumeet Gupta</i> <i>Pennsylvania State University</i></p> <p>1.2. A Novel Slope Detection Technique for Robust STTRAM Sensing <i>Syedhamidreza Motaman¹, Swaroop Ghosh¹, and Jaydeep Kulkarni²</i> <i>¹University of South Florida, ²Intel</i></p> <p>1.3. Optimizing Boolean Embedding Matrix for Compressive Sensing in RRAM Crossbar <i>Yuhao Wang¹, Xin Li¹, Hao Yu¹, Leibin Ni¹, Wei Yang², Chuliang Weng², and Junfeng Zhao²</i> <i>¹Nanyang Technological University, ²Huawei Technologies Co., Ltd</i></p> <p>1.4. Fine-Grained Write Scheduling for PCM Performance Improvement under Write Power Budget <i>Chun-Hao Lai¹, Shun-Chih Yu¹, Chia-Lin Yang¹, and Hsiang-Pang Li²</i> <i>¹National Taiwan University, ²MXIC Corp</i></p> </td> <td style="vertical-align: top;"> <p>Session 2: Thermal Management and Cooling (Cloister Room)</p> <p>2.1. A Simulation Framework for Rapid Prototyping and Evaluation of Thermal Mitigation Techniques in Many-Core Architectures (Industry Perspectives) <i>Tanguy Sassolas¹, Chiara Sandionigi², Alexandre Guerre¹, Julien Mottin³, Pascal Vivet³, Hela Boussetta⁴, and Nicolas Peltier⁴</i> <i>¹CEA LIST, ²CEA, ³CEA LETI, ⁴Docea Power</i></p> <p>2.2. Making Sense of Thermoelectrics for Processor Thermal Management and Energy Harvesting <i>Sriram Jayakumar and Sherief Reda</i> <i>Brown University</i></p> <p>2.3. Adaptive Sprinting: How to Get the Most Out of Phase Change Based Passive Cooling <i>Fulya Kaplan and Ayse Coskun</i> <i>Boston University</i></p> <p>2.4. Experimental Characterization of In-Package Microfluidic Cooling on a System-On-Chip <i>Wen Yueh, Zhimin Wan, Yogendra Joshi, Saibal Mukhopadhyay</i> <i>Georgia Institute of Technology</i></p> </td> </tr> </table>	<p>Session 1: Emerging Technologies for Energy Efficiency (Room 1)</p> <p>1.1. COAST: Correlated Material Assisted STT MRAMs for Optimized Read Operation <i>Ahmedullah Aziz, Nikhil Shukla, Suman Datta, and Sumeet Gupta</i> <i>Pennsylvania State University</i></p> <p>1.2. A Novel Slope Detection Technique for Robust STTRAM Sensing <i>Syedhamidreza Motaman¹, Swaroop Ghosh¹, and Jaydeep Kulkarni²</i> <i>¹University of South Florida, ²Intel</i></p> <p>1.3. Optimizing Boolean Embedding Matrix for Compressive Sensing in RRAM Crossbar <i>Yuhao Wang¹, Xin Li¹, Hao Yu¹, Leibin Ni¹, Wei Yang², Chuliang Weng², and Junfeng Zhao²</i> <i>¹Nanyang Technological University, ²Huawei Technologies Co., Ltd</i></p> <p>1.4. Fine-Grained Write Scheduling for PCM Performance Improvement under Write Power Budget <i>Chun-Hao Lai¹, Shun-Chih Yu¹, Chia-Lin Yang¹, and Hsiang-Pang Li²</i> <i>¹National Taiwan University, ²MXIC Corp</i></p>	<p>Session 2: Thermal Management and Cooling (Cloister Room)</p> <p>2.1. A Simulation Framework for Rapid Prototyping and Evaluation of Thermal Mitigation Techniques in Many-Core Architectures (Industry Perspectives) <i>Tanguy Sassolas¹, Chiara Sandionigi², Alexandre Guerre¹, Julien Mottin³, Pascal Vivet³, Hela Boussetta⁴, and Nicolas Peltier⁴</i> <i>¹CEA LIST, ²CEA, ³CEA LETI, ⁴Docea Power</i></p> <p>2.2. Making Sense of Thermoelectrics for Processor Thermal Management and Energy Harvesting <i>Sriram Jayakumar and Sherief Reda</i> <i>Brown University</i></p> <p>2.3. Adaptive Sprinting: How to Get the Most Out of Phase Change Based Passive Cooling <i>Fulya Kaplan and Ayse Coskun</i> <i>Boston University</i></p> <p>2.4. Experimental Characterization of In-Package Microfluidic Cooling on a System-On-Chip <i>Wen Yueh, Zhimin Wan, Yogendra Joshi, Saibal Mukhopadhyay</i> <i>Georgia Institute of Technology</i></p>
<p>Session 1: Emerging Technologies for Energy Efficiency (Room 1)</p> <p>1.1. COAST: Correlated Material Assisted STT MRAMs for Optimized Read Operation <i>Ahmedullah Aziz, Nikhil Shukla, Suman Datta, and Sumeet Gupta</i> <i>Pennsylvania State University</i></p> <p>1.2. A Novel Slope Detection Technique for Robust STTRAM Sensing <i>Syedhamidreza Motaman¹, Swaroop Ghosh¹, and Jaydeep Kulkarni²</i> <i>¹University of South Florida, ²Intel</i></p> <p>1.3. Optimizing Boolean Embedding Matrix for Compressive Sensing in RRAM Crossbar <i>Yuhao Wang¹, Xin Li¹, Hao Yu¹, Leibin Ni¹, Wei Yang², Chuliang Weng², and Junfeng Zhao²</i> <i>¹Nanyang Technological University, ²Huawei Technologies Co., Ltd</i></p> <p>1.4. Fine-Grained Write Scheduling for PCM Performance Improvement under Write Power Budget <i>Chun-Hao Lai¹, Shun-Chih Yu¹, Chia-Lin Yang¹, and Hsiang-Pang Li²</i> <i>¹National Taiwan University, ²MXIC Corp</i></p>	<p>Session 2: Thermal Management and Cooling (Cloister Room)</p> <p>2.1. A Simulation Framework for Rapid Prototyping and Evaluation of Thermal Mitigation Techniques in Many-Core Architectures (Industry Perspectives) <i>Tanguy Sassolas¹, Chiara Sandionigi², Alexandre Guerre¹, Julien Mottin³, Pascal Vivet³, Hela Boussetta⁴, and Nicolas Peltier⁴</i> <i>¹CEA LIST, ²CEA, ³CEA LETI, ⁴Docea Power</i></p> <p>2.2. Making Sense of Thermoelectrics for Processor Thermal Management and Energy Harvesting <i>Sriram Jayakumar and Sherief Reda</i> <i>Brown University</i></p> <p>2.3. Adaptive Sprinting: How to Get the Most Out of Phase Change Based Passive Cooling <i>Fulya Kaplan and Ayse Coskun</i> <i>Boston University</i></p> <p>2.4. Experimental Characterization of In-Package Microfluidic Cooling on a System-On-Chip <i>Wen Yueh, Zhimin Wan, Yogendra Joshi, Saibal Mukhopadhyay</i> <i>Georgia Institute of Technology</i></p>		
12:30 – 13:30	Lunch (Cloister)		

13:30 – 15:00	<u>Invited Plenary Talks (Room 1)</u>	
	<p>I-1. Power Management in the Intel Xeon E5 v3, <i>Bill Bowhill, Intel</i></p> <p>I-2. Resonant Clock Designs on the IBM POWER8 and z13 Processors from 2 to 5 GHz, <i>Philip Restle, IBM</i></p>	
15:00 – 16:00	Coffee Break with Posters (Cloister)	
16:00 – 18:00	<p>Session 3: Low Power Memory Organization (Room 1)</p> <p>3.1. Reducing Dynamic Energy of Set-Associative L1 Instruction Cache by Early Tag Lookup <i>Wei Zhang, Hang Zhang, and John Lach</i> <i>University of Virginia</i></p> <p>3.2. Bank Stealing For Conflict Mitigation in GPGPU Register File <i>Naifeng Jing, Shuang Chen, Shunning Jiang, Li Jiang, Chao Li, and Xiaoyao Liang</i> <i>Shanghai Jiao Tong University</i></p> <p>3.3. Leveraging Emerging Nonvolatile Memory in High-Level Synthesis with Loop Transformations <i>Shuangchen Li¹, Ang Li², Yuan Zhe², Yongpan Liu², Peng Li³, Guangyu Sun⁴, Yu Wang², Huazhong Yang², and Yuan Xie¹</i> <i>¹University of California, Santa Barbara, ²Tsinghua University, ³University of California, Los Angeles, ⁴Perking University</i></p> <p>3.4. Enabling Energy Efficient Hybrid Memory Cube Systems with Erasure Codes <i>Shibo Wang, Yanwei Song, Mahdi Bojnordi, and Engin Ipek</i> <i>University of Rochester</i></p>	<p>Session 4: Approximate Computing and Neuromorphic Architectures (Cloister Room)</p> <p>4.1. Design of Fine-grained Sequential Approximate Circuits using Probability-aware Fault Emulation <i>David May and Walter Stechele</i> <i>Technische Universität München</i></p> <p>4.2. Hybrid Approximate Multiplier Architectures for Improved Power-Accuracy Trade-offs <i>Georgios Zervakis, Sotirios Xydis, Kostas Tsoumanis, Dimitrios Soudris, and Kiamal Pekmestzi</i> <i>National Technical University of Athens (NTUA)</i></p> <p>4.3. A Power-Aware Digital Feedforward Neural Network Platform with Backpropagation Driven Approximate Synapses <i>Jaeha Kung, Duckhwan Kim, and Saibal Mukhopadhyay</i> <i>Georgia Institute of Technology</i></p> <p>4.4. A Neuromorphic Neural Spike Clustering Processor for Deep-Brain Sensing and Stimulation Systems <i>Beinuo Zhang¹, Zhewei Jiang¹, Qi Wang¹, Jae-sun Seo², and Mingoo Seok¹</i> <i>¹Columbia University, ²Arizona State University</i></p>
18:30 –	Industry Cocktail Reception, followed by Awards Ceremony (please note that the awards ceremony will start at 7pm), and Industry Reception Dinner (Cloister)	

Day 2: Thursday, July 23, 2015			
08:30 – 09:30	<p>Keynote 2: “Opportunities in System Power Management for High Performance Mixed Signal Platforms,” Jose Pineda de Gyvez, NXP Semiconductors (Room 1)</p> <p>Chair: Mauro Olivieri, Sapienza University of Rome</p>		
09:30 – 10:00	Coffee Break (Cloister)		
10:00 – 12:00	<table border="0" style="width: 100%;"> <tr> <td style="width: 50%; vertical-align: top;"> <p>Session 5: Energy Efficient On-Chip Communication (Room 1)</p> <p>5.1. High-Efficiency Crossbar Switches using Capacitively Coupled Signaling <i>Cagla Cakir¹, Ron Ho², Jon Lexau³, and Ken Mai¹</i> <i>¹Carnegie Mellon University, ²Altera Corp., ³Oracle Labs</i></p> <p>5.2. Tackling Voltage Emergencies in NoC Through Timing Error Resilience <i>Rajesh JayashankaraShridevi, Dean Michael Ancajas, Koushik Chakraborty, and Sanghamitra Roy</i> <i>Utah State University</i></p> <p>5.3. An Energy Efficient and Low Cross-talk CMOS Sub-THz I/O with Surface-wave Modulator and Interconnect <i>Yuan Liang¹, Hao Yu¹, Junfeng Zhao², Wei Yang², and Yuangang Wang²</i> <i>¹Nanyang Technological University, ²Huawei Technologies Co., Ltd.</i></p> <p>5.4. A Compact Low-Power eDRAM-based NoC Buffer <i>Cheng Li and Paul Ampadu</i> <i>University of Rochester</i></p> </td> <td style="width: 50%; vertical-align: top;"> <p>Session 6: Low Power Techniques for Robust and Secure Design; Design Contest Winners (Cloister Room)</p> <p>6.1. Collaborative Gate Implementation Selection and Adaptivity Assignment for Robust Combinational Circuits <i>Hao He, Jiafan Wang, and Jiang Hu</i> <i>Texas A&M University</i></p> <p>6.2. Analysis of Adaptive Clocking Technique for Resonant Supply Voltage Noise Mitigation <i>Paul Whatmough¹, Shidhartha Das², and David Bull²</i> <i>¹Harvard University, ²ARM Ltd.</i></p> <p>6.3. Exploring Power Attack Protection of Resource Constrained Encryption Engines using Integrated Low-Drop-Out Regulators <i>Arvind Singh, Monodeep Kar, Jong Hwan Ko, and Saibal Mukhopadhyay</i> <i>Georgia Institute of Technology</i></p> <p>6.4. (15 min.) Design Contest Winner: A 2.89-uW Clockless Fully-Integrated Wireless ECG SoC for Wearable Sensors <i>Xiaoyang Zhang, Zhe Zhang, Yongfu Li, Changrong Liu, Yong Xin Guo and Yong Lian</i> <i>National University of Singapore</i></p> <p>6.5. (15 min.) Design Contest Winner: Low Power Detection of Sternocleidomastoid Muscle Contraction for Asthma Assessment and Control <i>Jun Luan and Pai Chou</i> <i>University of California, Irvine</i></p> </td> </tr> </table>	<p>Session 5: Energy Efficient On-Chip Communication (Room 1)</p> <p>5.1. High-Efficiency Crossbar Switches using Capacitively Coupled Signaling <i>Cagla Cakir¹, Ron Ho², Jon Lexau³, and Ken Mai¹</i> <i>¹Carnegie Mellon University, ²Altera Corp., ³Oracle Labs</i></p> <p>5.2. Tackling Voltage Emergencies in NoC Through Timing Error Resilience <i>Rajesh JayashankaraShridevi, Dean Michael Ancajas, Koushik Chakraborty, and Sanghamitra Roy</i> <i>Utah State University</i></p> <p>5.3. An Energy Efficient and Low Cross-talk CMOS Sub-THz I/O with Surface-wave Modulator and Interconnect <i>Yuan Liang¹, Hao Yu¹, Junfeng Zhao², Wei Yang², and Yuangang Wang²</i> <i>¹Nanyang Technological University, ²Huawei Technologies Co., Ltd.</i></p> <p>5.4. A Compact Low-Power eDRAM-based NoC Buffer <i>Cheng Li and Paul Ampadu</i> <i>University of Rochester</i></p>	<p>Session 6: Low Power Techniques for Robust and Secure Design; Design Contest Winners (Cloister Room)</p> <p>6.1. Collaborative Gate Implementation Selection and Adaptivity Assignment for Robust Combinational Circuits <i>Hao He, Jiafan Wang, and Jiang Hu</i> <i>Texas A&M University</i></p> <p>6.2. Analysis of Adaptive Clocking Technique for Resonant Supply Voltage Noise Mitigation <i>Paul Whatmough¹, Shidhartha Das², and David Bull²</i> <i>¹Harvard University, ²ARM Ltd.</i></p> <p>6.3. Exploring Power Attack Protection of Resource Constrained Encryption Engines using Integrated Low-Drop-Out Regulators <i>Arvind Singh, Monodeep Kar, Jong Hwan Ko, and Saibal Mukhopadhyay</i> <i>Georgia Institute of Technology</i></p> <p>6.4. (15 min.) Design Contest Winner: A 2.89-uW Clockless Fully-Integrated Wireless ECG SoC for Wearable Sensors <i>Xiaoyang Zhang, Zhe Zhang, Yongfu Li, Changrong Liu, Yong Xin Guo and Yong Lian</i> <i>National University of Singapore</i></p> <p>6.5. (15 min.) Design Contest Winner: Low Power Detection of Sternocleidomastoid Muscle Contraction for Asthma Assessment and Control <i>Jun Luan and Pai Chou</i> <i>University of California, Irvine</i></p>
<p>Session 5: Energy Efficient On-Chip Communication (Room 1)</p> <p>5.1. High-Efficiency Crossbar Switches using Capacitively Coupled Signaling <i>Cagla Cakir¹, Ron Ho², Jon Lexau³, and Ken Mai¹</i> <i>¹Carnegie Mellon University, ²Altera Corp., ³Oracle Labs</i></p> <p>5.2. Tackling Voltage Emergencies in NoC Through Timing Error Resilience <i>Rajesh JayashankaraShridevi, Dean Michael Ancajas, Koushik Chakraborty, and Sanghamitra Roy</i> <i>Utah State University</i></p> <p>5.3. An Energy Efficient and Low Cross-talk CMOS Sub-THz I/O with Surface-wave Modulator and Interconnect <i>Yuan Liang¹, Hao Yu¹, Junfeng Zhao², Wei Yang², and Yuangang Wang²</i> <i>¹Nanyang Technological University, ²Huawei Technologies Co., Ltd.</i></p> <p>5.4. A Compact Low-Power eDRAM-based NoC Buffer <i>Cheng Li and Paul Ampadu</i> <i>University of Rochester</i></p>	<p>Session 6: Low Power Techniques for Robust and Secure Design; Design Contest Winners (Cloister Room)</p> <p>6.1. Collaborative Gate Implementation Selection and Adaptivity Assignment for Robust Combinational Circuits <i>Hao He, Jiafan Wang, and Jiang Hu</i> <i>Texas A&M University</i></p> <p>6.2. Analysis of Adaptive Clocking Technique for Resonant Supply Voltage Noise Mitigation <i>Paul Whatmough¹, Shidhartha Das², and David Bull²</i> <i>¹Harvard University, ²ARM Ltd.</i></p> <p>6.3. Exploring Power Attack Protection of Resource Constrained Encryption Engines using Integrated Low-Drop-Out Regulators <i>Arvind Singh, Monodeep Kar, Jong Hwan Ko, and Saibal Mukhopadhyay</i> <i>Georgia Institute of Technology</i></p> <p>6.4. (15 min.) Design Contest Winner: A 2.89-uW Clockless Fully-Integrated Wireless ECG SoC for Wearable Sensors <i>Xiaoyang Zhang, Zhe Zhang, Yongfu Li, Changrong Liu, Yong Xin Guo and Yong Lian</i> <i>National University of Singapore</i></p> <p>6.5. (15 min.) Design Contest Winner: Low Power Detection of Sternocleidomastoid Muscle Contraction for Asthma Assessment and Control <i>Jun Luan and Pai Chou</i> <i>University of California, Irvine</i></p>		
12:00 – 13:30	Lunch (Cloister)		

13:30 – 15:00	<u>Invited Plenary Talks (Room 1)</u>	
	I-3. Assessing the Impact of High Power Densities on Aging (title to be confirmed), <i>Joerg Henkel, Karlsruhe Institute of Technology</i>	
	I-4. Wireless Power Transfer for Implantable Medical Devices, <i>Pedro Irazoqui, Purdue University</i>	
15:00 – 15:30	Coffee Break (Cloister)	
15:30 – 17:30	<p>Session 7: Optimizing Power Supply and Delivery (Room 1)</p> <p>7.1. Fully-Integrated Switched-Capacitor Voltage Regulator with On-Chip Current-Sensing and Workload Optimization in 32nm SOI CMOS <i>Xiaoyang Mi¹, Debashis Mandal¹, Visvesh Sathe², Bertan Bakkaloglu¹, and Jae-sun Seo¹</i> ¹Arizona State University, ²University of Washington</p> <p>7.2. Modeling and Characterization of the System-Level Power Delivery Network for a Dual-Core ARM Cortex-A57 Cluster in 28nm CMOS (Industry Perspectives) <i>Shidhartha Das, Paul Whatmough, and David Bull ARM Ltd.</i></p> <p>7.3. Transient Voltage Noise in Charge-Recycled Power Delivery Networks for Many-Layer 3D-IC <i>Runjie Zhang¹, Kaushik Mazumdar¹, Brett Meyer², Ke Wang¹, Kevin Skadron¹, and Mircea Stan¹</i> ¹University of Virginia, ²McGill University</p> <p>7.4. Design and Optimization of a Reconfigurable Power Delivery Network for Large-Area, DVS-Enabled OLED Displays <i>Woojoo Lee¹, Yanzhi Wang², Donghwa Shin³, Shahin Nazarian², and Massoud Pedram²</i> ¹ETRI, ²University of Southern California, ³Yeungnam University</p>	<p>Session 8: Low Power Software and Systems (Cloister Room)</p> <p>8.1. Hardware-Software Interaction for Run-time Power Optimization: A Case Study of Embedded Linux on Multicore Smartphones (Industry Perspectives) <i>Anup Das¹, Matthew Walker¹, Andreas Hansson^{1,2}, Bashir Al-Hashimi¹, and Geoff Merrett¹</i> ¹University of Southampton, ²ARM Ltd.</p> <p>8.2. CGSharing: Efficient Content Sharing in GPU-Based Cloud Gaming <i>Xiangyu Wu, Yuanfang Xia, Naifeng Jing, and Xiaoyao Liang</i> <i>Shanghai Jiao Tong University</i></p> <p>8.3. Energy Efficient Scheduling for Web Search on Heterogeneous MicroServers <i>Sankalp Jain¹, Harshad Navale¹, Umit Ogras¹, and Siddharth Garg²</i> ¹Arizona State University, ²New York University</p> <p>8.4. Low-Power Detection of Sternocleidomastoid Muscle Contraction for Asthma Assessment and Control <i>Jun Luan, Seungjae Lee, and Pai Chou</i> <i>University of California, Irvine</i></p>
17:45 – 19:00	Special Panel for the 20th Anniversary of ISLPED (Room 1)	
19:30 -	ISLPED 2015 Banquet and Dinner	

Day 3: Friday, July 24, 2015			
08:30 – 09:30	<p>Keynote 3: “Statistical Information Processing: Computing For The Nanoscale Era,” Naresh Shanbhag, University of Illinois at Urbana Champaign (Room 1) Chair: Renu Mehra, Synopsys</p>		
09:30 – 10:15	Coffee Break with Posters (Cloister)		
10:15 – 12:15	<table border="0" style="width: 100%;"> <tr> <td style="width: 50%; vertical-align: top;"> <p>Session 9: Efficient Power Modeling, Estimation, and Optimization (Room 1)</p> <p>9.1. PowerTrain: A Learning-based Calibration of McPAT Power Models <i>Wooseok Lee¹, Youngchun Kim¹, Jee Ho Ryoo¹, Dam Sunwoo², Andreas Gerstlauer¹, and Lizy K. John¹</i> ¹University of Texas at Austin, ²ARM R&D</p> <p>9.2. FreqLeak: A frequency step based method for efficient leakage power characterization in a system <i>Arun Joseph, Anand Haridass, Charles Lefurgy, Sreekanth Pai, Spandana Rachamalla, and Francesco Campisano</i> IBM</p> <p>9.3. Power benefit study of monolithic 3D IC at the 7nm technology node <i>Kyungwook Chang¹, Kartik Acharya¹, Saurabh Sinha², Brian Cline², Greg Yeric², and Sung Kyu Lim¹</i> ¹Georgia Institute of Technology, ²ARM Inc.</p> <p>9.4. An Optimal Power Supply And Body Bias Voltage for a Ultra Low Power Micro-Controller with Silicon on Thin BOX MOSFET <i>Hayate Okuhara¹, Kuniaki Kitamor¹, Yu Fujita¹, Kimiyoshi Usami², and Hideharu Amano¹</i> ¹Keio University, ²Shibaura Institute of Technology</p> </td> <td style="width: 50%; vertical-align: top;"> <p>Session 10: Dynamic Adaptation Techniques for Energy Efficiency (Cloister Room)</p> <p>10.1. Hierarchical Power Budgeting for Dark Silicon Chips <i>Muhammad Usman Karim Khan, Muhammad Shafique, and Joerg Henkel Karlsruhe Institute of Technology (KIT)</i></p> <p>10.2. Dynamic Power Management for Many-Core Platforms in the Dark Silicon Era: A Multi-Objective Control Approach <i>Amir-Mohammad Rahmani^{1,2}, Mohammad-Hashem Haghbayan¹, Anil Kanduri¹, Awet Yemane Weldezion², Pasi Liljeberg¹, Juha Plosila¹, Axel Jantsch³, and Hannu Tenhunen^{1,3}</i> ¹University of Turku, ²KTH Royal Institute of Technology, ³Vienna University of Technology</p> <p>10.3. DRVS: Power-Efficient Reliability Management through Dynamic Redundancy and Voltage Scaling under Variations <i>Mohammad Salehi¹, Mohammad Khavari Tavana², Semeen Rehman¹, Florian Kriebel¹, Muhammad Shafique¹, Alireza Ejlali³, and Joerg Henkel¹</i> ¹Karlsruhe Institute of Technology, ²George Mason University, ³Sharif University of Technology</p> <p>10.4. Power-Efficient Embedded Processing with Resilience and Real-Time Constraints <i>Liang Wang¹, Augusto Vega², Alper Buyuktosunoglu², Pradip Bose², and Kevin Skadron¹</i> ¹University of Virginia, ²IBM</p> </td> </tr> </table>	<p>Session 9: Efficient Power Modeling, Estimation, and Optimization (Room 1)</p> <p>9.1. PowerTrain: A Learning-based Calibration of McPAT Power Models <i>Wooseok Lee¹, Youngchun Kim¹, Jee Ho Ryoo¹, Dam Sunwoo², Andreas Gerstlauer¹, and Lizy K. John¹</i> ¹University of Texas at Austin, ²ARM R&D</p> <p>9.2. FreqLeak: A frequency step based method for efficient leakage power characterization in a system <i>Arun Joseph, Anand Haridass, Charles Lefurgy, Sreekanth Pai, Spandana Rachamalla, and Francesco Campisano</i> IBM</p> <p>9.3. Power benefit study of monolithic 3D IC at the 7nm technology node <i>Kyungwook Chang¹, Kartik Acharya¹, Saurabh Sinha², Brian Cline², Greg Yeric², and Sung Kyu Lim¹</i> ¹Georgia Institute of Technology, ²ARM Inc.</p> <p>9.4. An Optimal Power Supply And Body Bias Voltage for a Ultra Low Power Micro-Controller with Silicon on Thin BOX MOSFET <i>Hayate Okuhara¹, Kuniaki Kitamor¹, Yu Fujita¹, Kimiyoshi Usami², and Hideharu Amano¹</i> ¹Keio University, ²Shibaura Institute of Technology</p>	<p>Session 10: Dynamic Adaptation Techniques for Energy Efficiency (Cloister Room)</p> <p>10.1. Hierarchical Power Budgeting for Dark Silicon Chips <i>Muhammad Usman Karim Khan, Muhammad Shafique, and Joerg Henkel Karlsruhe Institute of Technology (KIT)</i></p> <p>10.2. Dynamic Power Management for Many-Core Platforms in the Dark Silicon Era: A Multi-Objective Control Approach <i>Amir-Mohammad Rahmani^{1,2}, Mohammad-Hashem Haghbayan¹, Anil Kanduri¹, Awet Yemane Weldezion², Pasi Liljeberg¹, Juha Plosila¹, Axel Jantsch³, and Hannu Tenhunen^{1,3}</i> ¹University of Turku, ²KTH Royal Institute of Technology, ³Vienna University of Technology</p> <p>10.3. DRVS: Power-Efficient Reliability Management through Dynamic Redundancy and Voltage Scaling under Variations <i>Mohammad Salehi¹, Mohammad Khavari Tavana², Semeen Rehman¹, Florian Kriebel¹, Muhammad Shafique¹, Alireza Ejlali³, and Joerg Henkel¹</i> ¹Karlsruhe Institute of Technology, ²George Mason University, ³Sharif University of Technology</p> <p>10.4. Power-Efficient Embedded Processing with Resilience and Real-Time Constraints <i>Liang Wang¹, Augusto Vega², Alper Buyuktosunoglu², Pradip Bose², and Kevin Skadron¹</i> ¹University of Virginia, ²IBM</p>
<p>Session 9: Efficient Power Modeling, Estimation, and Optimization (Room 1)</p> <p>9.1. PowerTrain: A Learning-based Calibration of McPAT Power Models <i>Wooseok Lee¹, Youngchun Kim¹, Jee Ho Ryoo¹, Dam Sunwoo², Andreas Gerstlauer¹, and Lizy K. John¹</i> ¹University of Texas at Austin, ²ARM R&D</p> <p>9.2. FreqLeak: A frequency step based method for efficient leakage power characterization in a system <i>Arun Joseph, Anand Haridass, Charles Lefurgy, Sreekanth Pai, Spandana Rachamalla, and Francesco Campisano</i> IBM</p> <p>9.3. Power benefit study of monolithic 3D IC at the 7nm technology node <i>Kyungwook Chang¹, Kartik Acharya¹, Saurabh Sinha², Brian Cline², Greg Yeric², and Sung Kyu Lim¹</i> ¹Georgia Institute of Technology, ²ARM Inc.</p> <p>9.4. An Optimal Power Supply And Body Bias Voltage for a Ultra Low Power Micro-Controller with Silicon on Thin BOX MOSFET <i>Hayate Okuhara¹, Kuniaki Kitamor¹, Yu Fujita¹, Kimiyoshi Usami², and Hideharu Amano¹</i> ¹Keio University, ²Shibaura Institute of Technology</p>	<p>Session 10: Dynamic Adaptation Techniques for Energy Efficiency (Cloister Room)</p> <p>10.1. Hierarchical Power Budgeting for Dark Silicon Chips <i>Muhammad Usman Karim Khan, Muhammad Shafique, and Joerg Henkel Karlsruhe Institute of Technology (KIT)</i></p> <p>10.2. Dynamic Power Management for Many-Core Platforms in the Dark Silicon Era: A Multi-Objective Control Approach <i>Amir-Mohammad Rahmani^{1,2}, Mohammad-Hashem Haghbayan¹, Anil Kanduri¹, Awet Yemane Weldezion², Pasi Liljeberg¹, Juha Plosila¹, Axel Jantsch³, and Hannu Tenhunen^{1,3}</i> ¹University of Turku, ²KTH Royal Institute of Technology, ³Vienna University of Technology</p> <p>10.3. DRVS: Power-Efficient Reliability Management through Dynamic Redundancy and Voltage Scaling under Variations <i>Mohammad Salehi¹, Mohammad Khavari Tavana², Semeen Rehman¹, Florian Kriebel¹, Muhammad Shafique¹, Alireza Ejlali³, and Joerg Henkel¹</i> ¹Karlsruhe Institute of Technology, ²George Mason University, ³Sharif University of Technology</p> <p>10.4. Power-Efficient Embedded Processing with Resilience and Real-Time Constraints <i>Liang Wang¹, Augusto Vega², Alper Buyuktosunoglu², Pradip Bose², and Kevin Skadron¹</i> ¹University of Virginia, ²IBM</p>		
13:00 - 17:00	<p>Co-located Workshop: Nano-Tera Workshop on Ultra-Low Power Environmental monitoring, Security, and Health (ULPESH)</p> <p>Please see http://www.islped.org/2015/workshops.html for details.</p>		

List of Posters (Cloister)

1. DVAS: Dynamic Voltage Accuracy Scaling for Increased Energy-Efficiency in Approximate Computing

*Bert Moons and Marian Verhelst
KU Leuven*

2. Power Management for Mobile Games on Asymmetric Multi-Cores

*Anuj Pathania, Santiago Pagani, Muhammad Shafique, and Joerg Henkel
Karlsruhe Institute of Technology (KIT)*

3. An Efficient DVS Scheme for On-Chip Networks Using Reconfigurable Virtual Channel Allocators

*Mohammad Sadrosadati¹, Amirhossein Mirhosseini¹, Homa Aghilinasab¹, and Hamid Sarbazi-Azad^{1,2}
¹Sharif University of Technology, ²Institute for Research in Fundamental Sciences*

4. Having Your Cake and Eating It Too: Energy Savings without Performance Loss through Resource Sharing Driven Power Management

*Jae-Yeon Won, Paul Gratz, Srinivas Shakkottai, and Jiang Hu
Texas A&M University*

5. Energy Stealing - An Exploration into Unperceived Activities on Mobile Systems

*Chi-Hsuan Lin¹, Yu-Ming Chang², Pi-Cheng Hsiu³, and Yuan-Hao Chang³
¹National Taiwan University, ²Macronix International Co., Ltd., ³Academia Sinica*

6. A Win-Win Camera: Quality-Enhanced Power-Saving Images on Mobile OLED Displays

*Chih-Kai Kang¹, Chun-Han Lin², and Pi-Cheng Hsiu¹
¹Academia Sinica, ²National Taiwan Normal University*

7. Reconfigurable Three Dimensional Photovoltaic Panel Architecture For Solar-Powered Time Extension

*Donghwa Shin¹, Naehyuck Chang², Yanzhi Wang³, and Massoud Pedram³
¹Yeungnam University, ²KAIST, ³University of Southern California*

8. A micropower energy harvesting circuit with piezoelectric transformer-based ultra-low voltage start-up

*Aldo Romani, Antonio Camarda, Alessio Baldazzi, and Marco Tartagni
University of Bologna*

9. Reducing Display Power Consumption for Real-time Video Calls on Mobile Devices

*Mengbai Xiao¹, Yao Liu², Lei Guo³, and Songqing Chen¹
¹George Mason University, ²SUNY Binghamton, ³Ohio State University*

10. A Heuristic Machine Learning-based Algorithm for Power and Thermal Management of Heterogeneous MPSoCs

*Arman Iranfar, Soheil Nazar Shahsavani, Mehdi Kamal, and Ali Afzali-Kusha
University of Tehran*

11. ReDEEM: A Heterogeneous Distributed Microarchitecture for Energy-Efficient Reliability

*Biruk Mammo, Ritesh Parikh, and Valeria Bertacco
University of Michigan*

12. Post Placement Leakage Reduction with Stress-Enhanced Filler Cells

Jun-Ho Choy¹, Valery Sukharev¹, Armen Kteyan¹, Henrik Hovsepian¹, Rammath Venkatraman², and Ruggero Castagnetti²

¹Mentor Graphics Corporation, ²Avago Technologies

13. Design and Analysis of 6-T 2-MTJ Ternary Content Addressable Memory

Rekha Govindaraj and Swaroop Ghosh

University of South Florida

14. Modeling and Power Optimization of Cyber-Physical Systems with Energy-Workload Tradeoff

Hoeseok Yang¹ and Soonhoi Ha²

¹Ajou University, ²Seoul National University

15. Fixing Sensor-Related Energy Bugs through Automated Sensing Policy Instrumentation

Li Yuanchun, Guo Yao, Kong Junjun, and Chen Xiangqun

Peking University

16. Analysis and Optimization of CMOS Switched-Capacitor Voltage Converters

Visvesh Sathe¹ and Jae-sun Seo²

¹University of Washington, ²Arizona State University

17. The Digital Bidirectional Function as a Hardware Security Primitive:

Teng Xu and Miodrag Potkonjak

University of California, Los Angeles

18. ThermTap: An Online Power and Thermal Analyzer for Portable Devices

Mohammad Javad Dousti, Majid Ghasemi-Gol, Mahdi Nazmi, and Massoud Pedram

University of Southern California

19. Lucid Infrared Thermography of Thermally-Constrained Processors

Hussam Amrouch and Joerg Henkel

Karlsruhe Institute of Technology (KIT)

20. Battery-Aware Energy-Optimal Electric Vehicle Driving Management

Korosh Vatanparvar, Jiang Wan, and Mohammad Al Faruque

University of California, Irvine

21. Interconnect Synthesis of Heterogeneous Accelerators in Shared Memory

Yu-Ting Chen and Jason Cong

University of California, Los Angeles

22. Reference-Circuit Analysis for High-Bandwidth Spin Transfer Torque Random Access Memory

Byungkyu Song¹, Taehui Na¹, Seong-Ook Jung¹, Jung Pill Kim², Seung H. Kang²

¹Yonsei University, ²Qualcomm Inc.