Architecture and Software for Emerging Low-Power Systems



Wen-mei Hwu

Professor and Sanders-AMD Chair, ECE, NCSA, CS
University of Illinois at Urbana-Champaign
with

Jinjun Xiong (IBM), Nam Sung Kim, Deming Chen,

Izzat El Hajj, Abdul Dakkak, Liwen Chang, Simon Garcia, and Carl Pearson

ECE ILLINOIS












Agenda

- Power-efficient computing in the past decade
- Revolutionary paradigm shift in applications
- Thoughts on the power-efficient computing in the next decade

Power-efficient Computing in the Past Decade




 Giving up a small level of performance saves a lot of power

- For single thread
 - Clock frequency
 - Operation latencies


CPUs: Latency Oriented Design

- High clock frequency
- Large caches
 - Convert long latency memory accesses to short latency cache accesses
- Sophisticated control
 - Branch prediction for reduced branch latency
 - Data forwarding for reduced data latency
- Powerful ALU
 - Reduced operation latency



GPUs: Throughput Oriented Design

- Moderate clock frequency
- Small caches
 - To boost memory throughput
- Simple control
 - No branch prediction
 - No data forwarding
- Energy efficient ALUs
 - Many, long latency but heavily pipelined for high throughput
- Require massive number of threads to tolerate latencies



Applications Benefit from Both CPU and GPU


- CPUs for sequential parts where latency matters
 - CPUs can be 10+X faster than GPUs for sequential code
- GPUs for parallel parts where throughput wins
 - GPUs can be 10+X faster than CPUs for parallel code

Amdahl's Law is alive and well!

Blue Waters Computing System


Operational at Illinois since 3/2013

49,504 CPUs -- 4,224 GPUs



Current State of Heterogeneous Computing

- Throughput computing using GPUs have resulted in 2-5X end-to-end application-level performance improvement
 - A ten-year journey first CUDA GPUs (G80) came out in 2007
- GPUs, big data and deep learning have formed a positive spiral for the industry
- GPU computing has so far had narrow but deep impact on applications (C-FAR)
 - Data movement overhead and small GPU memory
 - Unified memory, HBM, NVLink, and HSA-style systems
 - Low-level programming interfaces with poor performance portability
 - C++/Python style programming and software synthesis systems






Hierarchical Compute Organization of Devices

CPU

GPU

- 1. Process
- 2. Thread (vector-capable)
- 3. Vector Lane
- 4. Instruction-level Parallelism


- 1. Grid
- 2. Block
- 3. Warp
- 4. Thread
- 5. Instruction-level Parallelism



Hierarchical Programming of CPUs

CPU

- 1. Process
- 2. Thread (vector-capable)
- 3. Vector Lane
- 4. Instruction-level Parallelism




```
nt = omp_get_num_threads();
tile = \frac{(len + nt - 1)}{nt};
#pragma omp parallel
    j = omp get thread num();
    accum = 0;
    #pragma unroll
    for(int i = 0; i < tile; ++i) {</pre>
        accum += in[j*tile + i];
    partial[j] = accum;
sum = 0;
for(int j = 0; j < nt; ++j) {
    sum += partial[j];
return sum;
```

Hierarchical Programming of GPUs

```
tile = (len + gridDim.x - 1)/gridDim.x;
sub tile = (tile + blockDim.x - 1)/blockDim.x;
accum = 0
#pragma unroll
for(unsigned i = 0; i < sub tile; ++i) {</pre>
   accum += in[blockIdx.x*tile
        + i*blockDim.x + threadIdx.x];
tmp[threadIdx.x] = accum;
syncthreads();
for(unsigned s=1; s<blockDim.x; s *= 2) {</pre>
    if(id >= s)
        tmp[threadIdx.x] +=
            tmp[threadIdx.x - s];
    syncthreads();
partial[blockIdx.x] = tmp[blockDim.x-1];
return; // Launch new kernel to sum up partial
```

GPU

- 1. Grid
- 2. Block
- 3. Warp
- 4. Thread
- 5. Instruction-level Parallelism



Tangram: Codelet-based Programming Model

```
codelet
                                              codelet tag(asso tiled)
int sum(const Array<1,int> in) {
                                              int sum(const Array<1,int> in) {
  unsigned len = in.size();
                                                __tunable unsigned p;
  int accum = 0;
                                                unsigned len = in.size();
 for(unsigned i=0; i < len; ++i) {</pre>
                                                unsigned tile = (len+p-1)/p;
   accum += in[i];
                                                return sum( map( sum, partition(in,
                                                    p, sequence(0, tile, len), sequence(1), sequence(tile, tile, len+1))));
  return accum;
    (a) Atomic autonomous codelet
                                                             (c) Compound codelet using adjacent tiling
__codelet __coop __tag(kog)
int sum(const Array<1,int> in) {
                                              __codelet __tag(stride_tiled)
 __shared int tmp[coopDim()];
                                              int sum(const Array<1,int> in) {
 unsigned len = in.size();
                                                __tunable unsigned p;
  unsigned id = coopIdx();
                                                unsigned len = in.size();
 tmp[id] = (id < len)? in[id] : 0;
                                                unsigned tile = (len+p-1)/p;
 for(unsigned s=1; s<coopDim(); s *= 2) {</pre>
                                                return sum( map( sum, partition(in,
   if(id >= s)
                                                    p, sequence(0,1,p), sequence(p), sequence((p-1)*tile,1,len+1))));
      tmp[id] += tmp[id - s];
  return tmp[coopDim()-1];
     (b) Atomic cooperative codelet
                                                             (d) Compound codelet using strided tiling
```

Agenda

- Power-efficient computing in the past decade
- Revolutionary paradigm shift in applications
- Thoughts on the power-efficient computing in the next decade

A Revolutionary Paradigm Shift

20th Century

21st Century

- Small mask patterns
- Electronic microscope and Crystallography with computational image processing
- Anatomic imaging with computational image processing
- Teleconference
- GPS

- Optical proximity correction
- Computational microscope with initial conditions from Crystallography
- Metabolic imaging measures disease progress before visible anatomic change
- Cognitive Immersive Room
- Self-driving cars

How are applications changing?

- Applications that use large, accurate first-principle-based models
 - Problems that we know how to solve accurately but choose not to because it would be "too expensive"
 - High-valued applications with approximations that cause inaccuracies and lost opportunities
 - Medicate imaging, remote sensing, earthquake modeling, weather modeling, astrophysics modeling, precision digital manufacturing, combustion modeling,
- Applications that we have failed to program
 - Problems that we just don't know how to solve
 - High-valued applications with no effective computational methods
 - Computer vision, natural language dialogs, document compression, stock trading, fraud detection, ...

Agenda

- Power-efficient computing in the past decade
- Revolutionary paradigm shift in applications
- Thoughts on the power-efficient computing in the next decade

IBM-Illinois C³SR faculties & students (Est. 9/2016) Wen-mei Hwu (Illinois) and Jinjun-Xiong (IBM) Co-directors







Minh Do



Deming Chen



en J



Julia Hockenmaier Wen-mei Hwu



Nam Sung Kim



Dan Roth



Rakesh Nagi



Lav Varshney
























































The Three Pillars of C3SR:

- Creative experiential learning advisor (CELA) as a grand challenge use case for cognitive capabilities
- Cognitive application builder (CAB) to make the underlying heterogeneous infrastructure easy to consume for cognitive application developers
- Cognitive systems innovations (Erudite) for workload acceleration, including Near Memory Acceleration (NMA)

Problem Statement for the Erudite Project

- Latency and bandwidth limitations on accessing massive data sets
 - Sweeping through large data sets brings systems to their knees
 - Low data reuse creates unnecessary traffic through the memory hierarchy
 - Sustained performance < 1% of peak for memory bound applications
- Large software overhead for data access
 - File system overhead and bottleneck
 - Message passing serialization/deserialization and layers of constructors
 - Excessive data copying between memory address spaces and subspaces

A Simplified Heterogeneous System (IBM Minsky with NVIDIA Pascal GPUs)



Ideal GPU Computation Patterns

- Each memory operand should be reused ~50 times among threads and thread blocks
- Data should fit into GPU Memory
 - Or reused many times when transferred to the GPU memory
- Data should be accessed with spatial locality

Example: Direct vs. Iterative Solvers

Direct Solvers


- Good Locality
 - Data reuse through tiling
- Sparsity
 - Too many fill-ins, data explosion
- Stability
 - Pivoting restricts parallelism

Iterative Solvers


- Poor Locality
 - Multiple sweeps through matrix
- Good with Sparsity
 - No fill-ins during solution time
- Stability
 - Convergence varies
 - Preconditioning may enlarge matrix

Iterative Solver Example – If matrix fits into GPU Memory


~100 GFLOPS Sustained



Iterative Solver Example – If matrix fits into Host Memory




Iterative Solver Example – If matrix has to be accessed from storage




Erudite Project Goals

- To achieve > 100x performance/Watt for data-intensive cognitive computing applications
 - Collaborative heterogeneous execution of CPU, GPU, and NMA
 - Elimination of file-system software overhead for engaging large data sets
 - Placement of computation appropriately in the memory and storage hierarchy
- To drastically improve the efficiency of distributed cognitive software architectures
 - Highly optimized kernel synthesis for heterogeneous computing components
 - Optimized scheduling of workflows for improved performance and efficiency
 - Elimination of software serialization/deserialization overhead in communication
 - Elimination of software overhead in processing traditional network messages


Erudite Step 1: remove file system from data access path



Erudite Step 2: place NMA compute inside memory system





Erudite Memory Board 1.0



- Develop a principled methodology for acceleration
 - HLS (high-level synthesis) for FPGA based on FCUDA and TANGRAM
 - Hardware/Software partitioning for heterogeneous systems
 - Optimized for cognitive workload

Erudite Step 3 collaborative heterogeneous computing (Chai)





Fine-grained Task Partitioning


Erudite Target Computation Types

- Large iterative solvers
 - Equations, constraints, etc.
- Low-complexity solver algorithms
 - Multi-level Fast Multipole Methods, etc.
- Graph analytics
 - Inference, search, counting, etc.

• ...

Longer Term Power-Efficiency Agenda

- Package-level integration
 - Post-Moore scaling
 - Optical interconnects in package?
 - Collaboration support for heterogeneous devices
- System software (r)evolution
 - Persistent objects for multi-language environments
 - Directory and mapping of very large persistent objects
- Power consumption in memory
 - Much higher memory-level parallelism needed for SSD-based main-memories
 - Latency vs. throughput oriented memories



Conclusion and Outlook

- Heterogeneous computing for power-efficiency
 - Latency vs. throughput compute designs have empowered application paradigm shift
 - Latency vs. throughput memory designs will be the next focus
- Drivers for low-power systems
 - Large-scale inverse problems with natural data inputs
 - Machine-learning-based applications
- Erudite cognitive computing systems project
 - Removing file-system bottleneck from access paths to large data sets
 - Placing compute into the appropriate levels of the memory system hierarchy
 - Memory parallelism (data bandwidth) proportional to the data capacity
 - 100x improvement in the power-efficiency in emerging applications

Thank you!